# SONY

Diagonal 8.86 mm (Type 1/1.8) CMOS Solid-state Image Sensor with Square Pixel for Color Cameras

# **IMX334LQR-C**

For the latest data sheet, please visit www.sunnywale.com



#### **Description**

The IMX334LQR-C is a diagonal 8.86 mm (Type 1/1.8) CMOS active pixel type solid-state image sensor with a square pixel array and 8.42 M effective pixels. This chip operates with analog 2.9 V, digital 1.2 V, and interface 1.8 V triple power supply, and has low power consumption. High sensitivity, low dark current and no smear are achieved through the adoption of R, G and B primary color mosaic filters. This chip features an electronic shutter with variable charge-integration time.

(Applications: Surveillance cameras, FA cameras, Industrial cameras)

#### **Features**

- ◆ CMOS active pixel type dots
- ◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
- ◆ Input frequency: 6 to 27 MHz / 37.125 MHz / 74.25 MHz
- ◆ Number of recommended recording pixels: 3840 (H) x 2160 (V) approx. 8.29M pixel
- ◆ Readout mode

All-pixel scan mode

Horizontal/Vertical 2/2-line binning mode

Window cropping mode

Vertical / Horizontal direction-normal / inverted readout mode

◆ Readout rate

Maximum frame rate in All-pixel scan mode 3840(H) × 2160(V) AD12bit: 60 frame / s

◆ High dynamic range (HDR) function

Multiple exposure HDR

Digital overlap HDR

- ◆ Variable-speed shutter function (resolution 1H units)
- ◆ 10-bit / 12-bit A/D converter
- ◆ CDS / PGA function

0 dB to 30dB : Analog Gain 30dB (step pitch 0.3 dB)

30.3 dB to 72dB: Analog Gain 30dB + Digital Gain 0.3 to 42dB (step pitch 0.3 dB)

◆ Supports I/O

CSI-2 serial data output ( 4 Lane / 8 Lane, RAW10 / RAW12 output)

◆ Recommended exit pupil distance: -30 mm to -∞

Sony Semiconductor Solutions Corporation reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony Semiconductor Solutions Corporation cannot assume responsibility for any problems arising out of the use of these circuits.

1

E17Y08A84

### **Device Structure**

- ◆ CMOS image sensor
- ◆ Image size Type 1/1.8
- ◆ Total number of pixels 3952 (H) × 2320 (V) approx. 9.17 M pixels
- ◆ Number of effective pixels 3864 (H) × 2180 (V) approx. 8.42 M pixels
- ◆ Number of active pixels 3864 (H) × 2176 (V) approx. 8.41 M pixels
- ♦ Number of recommended recording pixels 3840 (H) x 2160 (V) approx. 8.29 M pixels
- ◆ Unit cell size 2.0 µm (H) x 2.0 µm (V)
- ◆ Optical black Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 13 pixels, rear 0 pixels
- ◆ Dummy
  Horizontal (H) direction: Front 0 pixels, rear 0 pixels
  Vertical (V) direction: Front 0 pixels, rear 0 pixels
- Substrate material Silicon

# **Absolute Maximum Ratings**

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage (analog 1 : 2.9 V)	AV <sub>DD1</sub>	-0.3	3.3	V	
Supply voltage (analog 2 : 2.9 V)	AV <sub>DD2</sub>	-0.3	3.3	V	
Supply voltage (interface 1.8 V)	$OV_{DD}$	-0.3	3.3	V	
Supply voltage (digital1 : 1.2 V)	DV <sub>DD1</sub>	-0.3	2.0	V	
Supply voltage (digital 2 : 1.2 V)	DV <sub>DD2</sub>	-0.3	2.0	V	
Input voltage	VI	-0.3	OV <sub>DD</sub> + 0.3	V	Not exceed 3.3 V
Output voltage	VO	-0.3	OV <sub>DD</sub> + 0.3	V	Not exceed 3.3 V

# **Application Conditions**

Item	Symbol	Min.	Тур.	Max.	Unit
Supply voltage (analog 1 : 2.9 V)	AV <sub>DD1</sub>	2.80	2.90	3.00	V
Supply voltage (analog 2 : 2.9 V)	AV <sub>DD2</sub>	2.80	2.90	3.00	V
Supply voltage (interface 1.8 V)	$OV_{DD}$	1.70	1.80	1.90	V
Supply voltage (digital1 : 1.2 V)	DV <sub>DD1</sub>	1.10	1.20	1.30	V
Supply voltage (digital 2 : 1.2 V)	DV <sub>DD2</sub>	1.10	1.20	1.30	V
Performance guarantee temperature	Tspec	-10	_	60	°C
Operating guarantee temperature	Topr	-30	_	85	°C
Storage guarantee temperature	Tstg	-40	_	85	°C

#### **USE RESTRICTION NOTICE**

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the image sensor products ("Products") set forth in this specifications book. Sony Semiconductor Solutions Corporation ("SSS") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a SSS subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of SSS on such a use restriction notice when you consider using the Products.

#### **Use Restrictions**

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by SSS from time to time.
- You should not use the Products for critical applications which may pose a life- or injury-threatening
  risk or are highly likely to cause significant property damage in the event of failure of the Products. You
  should consult your sales representative beforehand when you consider using the Products for such
  critical applications. In addition, you should not use the Products in weapon or military equipment.
- SSS disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

### **Design for Safety**

 SSS is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

#### **Export Control**

 If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations.
 You should be responsible for compliance with the said laws or regulations.

#### No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that SSS and its licensors will license any intellectual property rights in such information by any implication or otherwise. SSS will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

#### **Governing Law**

This Notice shall be governed by and construed in accordance with the laws of Japan, without reference
to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating
to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the
court of first instance.

#### **Other Applicable Terms and Conditions**

The terms and conditions in the SSS additional specifications, which will be made available to you when
you order the Products, shall also be applicable to your use of the Products as well as to this
specifications book. You should review those terms and conditions when you consider purchasing
and/or using the Products.

General-0.0.9


# Contents

Description	
Features	1
Device Structure	
Absolute Maximum Ratings	3
Application Conditions	
USE RESTRICTION NOTICE	4
Optical Center	7
Pixel Arrangement	8
Block Diagram and Pin Configuration	
Pin Description	11
Electrical Characteristics	15
DC Characteristics	15
Current Consumption	16
AC Characteristics	17
Master Clock Waveform (INCK)	
XVS / XHS Input Characteristics In Slave Mode (XMASTER pin = High)	
XVS / XHS Input Characteristics In Master Mode (XMASTER pin = Low)	18
Serial Communication	
I/O Equivalent Circuit Diagram	
Spectral Sensitivity Characteristics	
Image Sensor Characteristics	
Zone Definition	
Image Sensor Characteristics Measurement Method	
Measurement Conditions	
Color Coding of Physical Pixel Array	
Definition of standard imaging conditions	
Measurement Method	
Setting Registers Using Serial Communication	
Description of Setting Registers (I <sup>2</sup> C)	25
Register Communication Timing (I <sup>2</sup> C)	
Communication Protocol	
Register Write and Read (I <sup>2</sup> C)	
Single Read from Random Location	
Single Read from Current Location	
Sequential Read Starting from Random Location	
Sequential Read Starting from Current Location	
Single Write to Random Location	
Sequential Write Starting from Random Location	
Register Map	
Readout Drive mode	
Operating mode	
Image Data Output Format (CSI-2 output)	
Frame Format	
Frame Structure	
Embedded Data Line	
Image Data Output Format	
All-pixel scan mode	
Horizontal/Vertical 2/2-line binning scan mode	
Description of Various Function	
Standby Mode	
Slave Mode and Master Mode	
Gain Adjustment Function	
Black Level Adjustment Function	
Normal Operation and Inverted Operation	
Shutter and Integration Time Settings	
Example of Integration Time Setting	
Normal Exposure Operation (Controlling the Integration Time in 1H Units)	

# SONY


Long Exposure Operation (Control by Expanding the Number of Lines per Frame)	76
Example of Integration Time Settings	77
Signal Output	
CSI-2 output	78
MIPI Transmitter	81
Number of Internal A/D Conversion Bits Setting	82
Output Signal Range	
INCK Setting	83
Register Hold Setting	84
Mode Transitions	84
Power-on and Power-off Sequence	85
Power-on sequence	85
Slew Rate Limitation of Power-on Sequence	86
Power-off sequence	87
Sensor Setting Flow	88
Setting Flow in Sensor Slave Mode	88
Setting Flow in Sensor Master Mode	89
Peripheral Circuit	90
Spot Pixel Specifications	91
Zone Definition	91
Notice on White Pixels Specifications	92
Measurement Method for Spot Pixels	93
Spot Pixel Pattern Specification	94
Marking	95
Notes On Handling	96
Package Outline	
List of Trademark Logos and Definition Statements	90

# **Optical Center**



**Optical Center** 


# **Pixel Arrangement**




<sup>\*</sup> Reference pin number is consecutive numbering of package pin array. See the Pin Configuration for the number of each pin.

Pixel Arrangement (Top View)

# **Block Diagram and Pin Configuration**



Block Diagram



\*The N.C. pin can be connected to GND.

Pin Configuration (Bottom View)

# **Pin Description**

No.	Pin No	I/O	A/D	Symbol	Description	Remarks
1	A1	_	_	N.C.	_	GND connectable
2	A2	_	_	N.C.	_	GND connectable
3	A3	Power	D	VDDLCN	1.2 V power supply	
4	A4	0	Α	VLOADLM2	Capacitor connection	
5	A5	0	Α	VRLT	Capacitor connection	
6	A6	0	Α	VRLS	Capacitor connection	
7	A7	0	Α	VBGR	Capacitor connection	
8	A8	Power	Α	VDDHDA	2.9 V power supply	
9	A9	0	Α	VLOADLM1	Capacitor connection	
10	A10	Power	D	VDDLCN	1.2 V power supply	
11	A11	_	_	N.C.	_	GND connectable
12	A12	_	_	N.C.	_	GND connectable
13	B1	_	_	N.C.	_	GND connectable
14	B2	_	_	N.C.	_	GND connectable
15	В3	GND	D	VSSLCN	1.2 V GND	
16	B4	GND	Α	VSSHPX.	2.9 V GND	
17	B5	GND	Α	VSSHPX	2.9 V GND	
18	В6	GND	Α	VSSHPX	2.9 V GND	
19	B7	_	_	N.C.	_	GND connectable
20	B8	GND	Α	VSSHDA	2.9 V GND	
21	В9	GND	Α	VSSHPX	2.9 V GND	
22	B10	GND	D	VSSLCN	1.2 V GND	
23	B11	_	_	N.C.	_	GND connectable
24	B12	_	_	N.C.	_	GND connectable
25	C1	Power	D	VDDLSC	1.2 V power supply	
26	C2	GND	D	VSSLSC	1.2 V GND	
27	C3	ı	D	SLAMODE1	Reference pin	Select slave address
28	C4	Power	Α	VDDSUB	2.9 V power supply	
29	C5	_	_	N.C.	_	GND connectable
30	C6	_	_	N.C.	_	GND connectable
31	C7	_	_	N.C.	_	GND connectable
32	C8	_	_	N.C.	_	GND connectable
33	C9	0	Α	ASMON	TEST output pin	OPEN
34	C10	_	_	N.C.	_	GND connectable
35	C11	GND	D	VSSLSC	1.2 V GND	
36	C12	Power	D	VDDLSC	1.2 V power supply	
37	D1	I/O	D	SDA	Serial data communication	I <sup>2</sup> C: SDA pin
38	D2	I	D	TENABLE	TEST Enable	OPEN
39	D3	I	D	XMASTER	Master / Slave selection	High: Slave mode Low: Master mode
40	D4	_	_	N.C.	_	GND connectable
41	D5	_	_	N.C.	_	GND connectable
42	D6	_	_	N.C.		GND connectable
43	D7	_		N.C.	_	GND connectable

No.	Pin No	I/O	A/D	Symbol	Description	Remarks
44	D8	_	_	N.C.	_	GND connectable
45	D9	_	_	N.C.	_	GND connectable
46	D10	_	_	N.C.	_	GND connectable
47	D11	_	_	N.C.	_	GND connectable
48	D12	_	_	N.C.	_	GND connectable
49	E1	0	D	TEST1	TEST output pin	OPEN
50	E2	0	D	TOUT	TEST output pin	OPEN
51	E3	1	D	SCL	Serial clock input	I <sup>2</sup> C: SCL pin
52	E4	GND	Α	VSSHPX	2.9 V GND	<u>'</u>
53	E5	Power	Α	VDDHPX	2.9 V power supply	
54	E6	GND	Α	VSSHCP	2.9 V GND	
55	E7	Power	Α	VDDHCP	2.9 V power supply	
56	E8	Power	Α	VDDHPX	2.9 V power supply	
57	E9	GND	Α	VSSHPX	2.9 V GND	
58	E10	_	_	N.C.	_	GND connectable
59	E11	_	_	N.C.	_	GND connectable
60	E12	_	_	N.C.	_	GND connectable
61	F1	I/O	D	XVS	Vertical sync signal	
			_			Select
62	F2	I	D	SLAMODE0	Reference pin	slave address
63	F3	I/O	D	XHS	Horizontal sync signal	
64	F4	_	_	N.C.	_	GND connectable
65	F9	_	_	N.C.	_	GND connectable
66	F10	_	_	N.C.	_	GND connectable
67	F11	_	_	N.C.	_	GND connectable
68	F12	_	_	N.C.	_	GND connectable
69	G1	I	D	XCLR	System clear	High: Normal Low: Clear
70	G2	1	D	XTRIG	Trigger input	
71	G3	I	D	TEST2	TEST pin	Connect to 1.8V power supply
72	G4	_	_	N.C.	_	GND connectable
73	G9	_	_	N.C.	_	GND connectable
74	G10	_	_	N.C.	_	GND connectable
75	G11	GND	D	VSSLCN	1.2 V GND	
76	G12	Power	D	VDDLCN	1.2 V power supply	
77	H1	Power	D	VDDLCN	1.2 V power supply	
78	H2	GND	D	VSSLCN	1.2 V GND	
79 80	H3 H4	GND Power	D A	VSSLCB VDDHCM	1.2 V GND 2.9 V power supply	
81	<u> </u>	Power	A	VDDHCM	2.9 V power supply	
82	H10	GND	D	VSSLCB	1.2 V GND	
83	H11	GND	D	VSSLSC	1.2 V GND	
84	H12	Power	D	VDDLSC	1.2 V power supply	
87	J1	Power	D	VDDLSC	1.2 V power supply	
88		GND	D	VSSLSC	1.2 V GND	
89	J3	_		N.C.	-	GND connectable
90	J4	GND	Α	VSSHPX	2.9 V GND	J. I.D. CO. II. IOO CO. II.
91		Power	A	VDDHPX	2.9 V power supply	
92	J6	—	_	N.C.	— —	GND connectable
52	00		<u> </u>	14.0.		JAD SOMESTADIE

No.	Pin No	I/O	A/D	Symbol	Description	Remarks
93	J7	_	_	N.C.	_	GND connectable
94	J8	Power	Α	VDDHPX	2.9 V power supply	
95	J9	GND	Α	VSSHPX	2.9 V GND	
96	J10	GND	D	VSSLIF	1.2 V GND	
97	J11	0	D	DMOP8	CSI-2 output	
98	J12	0	D	DMOM8	CSI-2 output	
99	K1	Power	D	VDDMIO	1.8 V power supply	
100	K2	GND	D	VSSLSC	1.2 V GND	
101	K3	_	_	N.C.	_	GND connectable
102	K4	_	_	N.C.	_	GND connectable
103	K5	_	_	N.C.	_	GND connectable
104	K6	_	_	N.C.	_	GND connectable
105	K7	_	_	N.C.	_	GND connectable
106	K8	_	_	N.C.	_	GND connectable
107	K9	_	_	N.C.	_	GND connectable
108	K10	GND	D	VSSLIF	1.2 V GND	
109	K11	0	D	DMOP7	CSI-2 output	
110	K12	0	D	DMOM7	CSI-2 output	
111	L1	I	D	INCK	Master clock input	
112	L2	_	_	N.C.	_	GND connectable
113	L3	GND	Α	VSSLPL2	1.2 V GND	
114	L4	Power	Α	VDDLPL2	1.2 V power supply	
115	L5	Power	D	VDDMIO	1.8 V power supply	
116	L6	Power	Α	VDDLPL1	1.2 V power supply	
117	L7	GND	Α	VSSLPL1	1.2 V GND	
118	L8	Power	Α	VDDLPL3	1.2 V power supply	
119	L9	GND	Α	VSSLPL3	1.2 V GND	
120	L10	GND	D	VSSLIF	1.2 V GND	
121	L11	0	D	DMOP6	CSI-2 output	
122	L12	0	D	DMOM6	CSI-2 output	
123	M1	_	_	N.C.	_	GND connectable
124	M2		_	N.C.	_	GND connectable
125	M3	0	D	DMOP3	CSI-2 output	
126	M4	0	D	DMOP1	CSI-2 output	
127	M5	Power	D	VDDLIF	1.2 V power supply	
128	M6	0	D	DMCKP	CSI-2 output	
129	M7	Power	D	VDDLIF	1.2 V power supply	
130	M8	0	D	DMOP2	CSI-2 output	
131	M9	0	D	DMOP4	CSI-2 output	
132	M10	0	D	DMOP5	CSI-2 output	
133	M11	_	_	N.C.	_	GND connectable
134	M12	_	_	N.C.	_	GND connectable
135	N1	_	_	N.C.	_	GND connectable
136	N2	_	_	N.C.	_	GND connectable
137	N3	0	D	DMOM3	CSI-2 output	
138	N4	0	D	DMOM1	CSI-2 output	
139	N5	GND	D	VSSLIF	1.2 V GND	
	0	5,40		,	1.2 V GND CSI-2 output	

No.	Pin No	I/O	A/D	Symbol	Description	Remarks
141	N7	GND	D	VSSLIF	1.2 V GND	
142	N8	0	D	DMOM2	CSI-2 output	
143	N9	0	D	DMOM4	CSI-2 output	
144	N10	0	D	DMOM5	CSI-2 output	
145	N11	_		N.C.	_	GND connectable
146	N12	_	_	N.C.	_	GND connectable

# **Electrical Characteristics**

# **DC Characteristics**

Item		Pins	Symbol	Condition	Min.	Тур.	Max.	Unit
	Analog1	VDDSUB VDDHCP VDDHDA VDDHCM	AV <sub>DD1</sub>		2.80	2.90	3.00	V
	Analog2	VDDHPX	AV <sub>DD2</sub>		2.80	2.90	3.00	V
Supply	Interface	VDDMIO	$OV_{DD}$		1.70	1.80	1.90	V
voltage	Digital1	VDDLCN VDDLSC VDDLPL1	DV <sub>DD1</sub>		1.10	1.20	1.30	V
Digital2 V		VDDLPL2 VDDLPL3 VDDLIF	DV <sub>DD2</sub>		1.10	1.20	1.30	V
Digital input	XHS XVS XCLR VIH INCK XMASTER		VIH	XVS / XHS	0.8OV <sub>DD</sub>	_	_	V
Digital input			Slave Mode	_	_	0.20V <sub>DD</sub>	V	
		XHS XVS	VOH	XVS / XHS	OV <sub>DD</sub> -0.2	_	_	V
Digital output voltage		TOUT TEST1	VOL	Master Mode	_	_	0.2	V

# **Current Consumption**

		Ту	/p.	Ма	ax.	
Item	Symbol	Standard luminous intensity	Saturated luminous intensity	Standard luminous intensity	Saturated luminous intensity	Unit
	I <sub>AVDD1</sub>	38	37	51	50	mA
Operating current	I <sub>AVDD2</sub>	33	32	48	47	mA
MIPI CSI-2 / 8 Lane 12 bit, 60 frame/s	I <sub>OVDD</sub>	1	1	1	1	mA
All-pixel scan mode	I <sub>DVDD1</sub>	190	205	303	318	mA
	I <sub>DVDD2</sub>	58	58	87	87	mA
	I <sub>AVDD1_STB</sub>	_		0	mA	
	I <sub>AVDD2_STB</sub>	_		0	mA	
Standby current	I <sub>OVDD_STB</sub>	_		0	.1	mA
	I <sub>DVDD1_STB</sub>	-		19	9.8	mA
	I <sub>DVDD2_STB</sub>	-	_	5	.2	mA

Operating current: (Typ.) Supply voltage 2.90 V / 1.8 V / 1.2 V, Tj =  $25 ^{\circ}\text{C}$ 

(Max.) Supply voltage 3.00 V / 1.9 V / 1.3 V, Tj = 60 °C, worst state of internal circuit

operating current consumption,

Standby: (Max.) Supply voltage 3.00 V / 1.9 V / 1.3 V, Tj = 60 °C, INCK: 0 V, light-obstructed state.


Standard luminous intensity: luminous intensity at 1/3 of the sensor saturated Saturated luminous intensity: luminous intensity when the sensor is saturated.


SONY

IMX334LQR-C

# **AC Characteristics**

# **Master Clock Waveform (INCK)**





INCK 37.125MHz, 74.25MHz

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
INCK clock frequency	f <sub>INCK</sub>	f <sub>INCK</sub> × 0.96	f <sub>INCK</sub>	f <sub>INCK</sub> × 1.02	MHz	f <sub>INCK</sub> = 37.125 MHz, 74.25 MHz
INCK Low level pulse width	twlinck	4	_	_	ns	f <sub>INCK</sub> = 37.125 MHz, 74.25 MHz
INCK High level pulse width	t <sub>WHINCK</sub>	4	_	_	ns	f <sub>INCK</sub> = 37.125 MHz, 74.25 MHz
INCK clock duty	_	45.0	50.0	55.0	%	Define with 0.5 × OV <sub>DD</sub>
INCK Rise time	Tr_inck	_	_	5	ns	20 % to 80 %
INCK Fall time	Tf_inck	_	_	5	ns	80 % to 20 %
XCLR Low level pulse width	t <sub>LOW</sub>	100	_	_	ns	


<sup>\*</sup>The INCK fluctuation affects the frame rate.

### INCK 6 to 27MHz

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
INCK clock frequency	f <sub>INCK</sub>	6	_	27	MHz	f <sub>INCK</sub> = 6 to 27MHz
INCK Low level pulse width	twlinck	5	_	_	ns	f <sub>INCK</sub> = 6 to 27MHz
INCK High level pulse width	t <sub>WHINCK</sub>	5	_	_	ns	f <sub>INCK</sub> = 6 to 27MHz
INCK clock duty	_	45.0	50.0	55.0	%	Define with 0.5 × OV <sub>DD</sub>
INCK Rise time	Tr_inck	_	_	5	ns	20 % to 80 %
INCK Fall time	Tf_inck	_	_	5	ns	80 % to 20 %
XCLR Low level pulse width	t <sub>LOW</sub>	100	_	_	ns	

<sup>\*</sup>The INCK fluctuation affects the frame rate.

# XVS / XHS Input Characteristics In Slave Mode (XMASTER pin = High)




Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
XHS Low level pulse width	t <sub>WLXHS</sub>	4 / f <sub>INCK</sub>	1		ns	
XHS High level pulse width	twhxhs	4 / f <sub>INCK</sub>		_	ns	
XVS - XHS fall width	tHFDLY	0	_	_	ns	
XHS - XVS rise width	t <sub>VRDLY</sub>	1 / f <sub>INCK</sub>	_	_	ns	
XVS Rise time	T <sub>r_xvs</sub>		1	5	ns	20 % to 80 %
XVS Fall time	T <sub>f_xvs</sub>			5	ns	80 % to 20 %
XHS Rise time	T <sub>r_xhs</sub>			5	ns	20 % to 80 %
XHS Fall time	T <sub>f_xhs</sub>	_	_	5	ns	80 % to 20 %

# XVS / XHS Input Characteristics In Master Mode (XMASTER pin = Low)

<sup>\*</sup> XVS and XHS cannot be used for the sync signal to pixels. Be sure to detect sync code to detect the start of effective pixels in 1 line. For the output waveforms in master mode, see the item of "Slave Mode and Master Mode"

# **Serial Communication**

 $I^2C$ 



# I<sup>2</sup>C Specification


Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Low level input voltage	VIL	-0.3	-	0.3 × OV <sub>DD</sub>	V	
High level input voltage	V <sub>IH</sub>	0.7 × OV <sub>DD</sub>	_	1.9	V	
Low level output voltage	$V_{OL}$	0	_	0.2 × OV <sub>DD</sub>	V	OVDD < 2 V, Sink 3 mA
High level output voltage	V <sub>OH</sub>	0.8 × OV <sub>DD</sub>	_	_	V	
Output fall time	tof	_		250	ns	Load 10 pF – 400 pF, 0.7 × OV <sub>DD</sub> – 0.3 × OV <sub>DD</sub>
Input current	li	-10	-	10	μΑ	$0.1 \times OV_{DD} - 0.9 \times OV_{DD}$
Input Capacitance for SCL / SDA	Ci	_	_	10	pF	

# I<sup>2</sup>C AC Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit
SCL clock frequency	f <sub>SCL</sub>	0	1	400	kHz
Hold time (Start Condition)	t <sub>HD;STA</sub>	0.6			μs
Low period of the SCL clock	t <sub>LOW</sub>	1.3		ı	μs
High period of the SCL clock	t <sub>HIGH</sub>	0.6		ı	μs
Set-up time (Repeated Start Condition)	t <sub>SU;STA</sub>	0.6		1	μs
Data hold time	t <sub>HD;DAT</sub>	0		0.9	μs
Data set-up time	t <sub>SU;DAT</sub>	100		ı	ns
Rise time of both SDA and SCL signals	t <sub>r</sub>	_		300	ns
Fall time of both SDA and SCL signals	t <sub>f</sub>	_	_	300	ns
Set-up time (Stop Condition)	t <sub>SU;STO</sub>	0.6	_	_	μs
Bus free time between a STOP and START Condition	t <sub>BUF</sub>	1.3	_	_	μs


# I/O Equivalent Circuit Diagram

□: External pin



# **Spectral Sensitivity Characteristics**

(Excludes lens characteristics and light source characteristics.)



# **Image Sensor Characteristics**


 $(AV_{DD} = 2.9 \text{ V}, OV_{DD} = 1.8 \text{ V}, DV_{DD} = 1.2 \text{ V}, Tj = 60 ^{\circ}C, All-pixel scan mode, 12 bit 30 frame/s, Gain: 0 dB)$ 

Item		Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
G sensitivity		S	1870 (429)	2200 (505)	_	Digit (mV)	1	1/30 s storage 12 bit converted value
Sensitivity	R/G	RG	0.42	_	0.58	_	2	
ratio	B/G	BG	0.31	_	0.48	_	2	_
Saturation sign	Saturation signal		3895 (894)	_	_	Digit (mV)	3	12 bit converted value
Video signal sl	nading	SH			25	%	4	1
Vertical line		VL	_	_	90	μV	5	12 bit converted value'
Dark signal				Digit (mV)	6	1/30 s storage 12 bit converted value		
Dark signal sh	ading	ΔVdt	_	_	0.57 (0.13)	Digit (mV)	7	1/30 s storage 12 bit converted value

Note) 1. Converted value into mV using 1Digit = 0.2295 mV for 12-bit output and 1Digit = 0.9180 mV for 10-bit output.

- 2. The video signal shading is the measured value in the wafer status (including color filter) and does not include characteristics of the seal glass.
- 3. The characteristics above apply to effective pixel area that is shown below.

### Zone Definition



#### **Image Sensor Characteristics Measurement Method**

#### **Measurement Conditions**

1. In the following measurements, the device drive conditions are at the typical values of the bias conditions and clock voltage conditions.

2. In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, which is taken as the value of the Gr / Gb channel signal output or the R / B channel signal output of the measurement system.

#### **Color Coding of Physical Pixel Array**

The primary color filters of this image sensor are arranged in the layout shown in the figure below. Gr and Gb represent the G signal on the same line as the R and B signals, respectively. The Gb signal and B signal lines and the R signal and Gr signal lines are output successively.

Gb	В	Gb	В
R	Gr	R	Gr
Gb	В	Gb	В
R	Gr	R	Gr

Color Coding Diagram

#### **Definition of standard imaging conditions**

#### ◆ Standard imaging condition I:

Use a pattern box (luminance: 706 cd/m², color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

#### ◆ Standard imaging condition II:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

#### ◆ Standard imaging condition III:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens (exit pupil distance - 30 mm) with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

#### **Measurement Method**

#### 1. Sensitivity

Set the measurement condition to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100 s, measure the Gr and Gb signal outputs (VGr, VGb) at the center of the screen, and substitute the values into the following formula.

$$S = (VGr + VGb) / 2 \times 100/30 [mV]$$

#### 2. Sensitivity ratio

Set the measurement condition to the standard imaging condition II. After adjusting the average value of the Gr and Gb signal outputs to 505 mV, measure the R signal output (VR [mV]), the Gr and Gb signal outputs (VGr, VGb [mV]) and the B signal output (VB [mV]) at the center of the screen in frame readout mode, and substitute the values into the following formulas.

#### 3. Saturation signa I

Set the measurement condition to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr and Gb signal outputs, 505 mV, measure the average values of the Gr, Gb, R and B signal outputs.

#### 4. Video signal shading

Set the measurement condition to the standard imaging condition III. With the lens diaphragm at F2.8, adjust the luminous intensity so that the average value of the Gr and Gb signal outputs is 505 mV. Then measure the maximum value (Gmax [mV]) and the minimum value (Gmin [mV]) of the Gr and Gb signal outputs, and substitute the values into the following formula.

$$SH = (Gmax - Gmin) / 505 \times 100 [\%]$$

#### 5. Vertical Line

With the device junction temperature of 60  $^{\circ}$ C and the device in the light-obstructed state, calculates each average output of Gr, Gb, R and B on respective columns. Calculates maximum value of difference with adjacent column on the same color (VL [ $\mu$ V]).

#### 6. Dark signal

With the device junction temperature of 60 °C and the device in the light-obstructed state, divide the output difference between 1/30 s integration and 1/300 s integration by 0.9, and calculate the signal output converted to 1/30 s integration. Measure the average value of this output (Vdt [mV]).

#### 7. Dark signal shading

After the measurement item 6, measure the maximum value (Vdmax [mV]) and the minimum value (Vdmin [mV]) of the dark signal output, and substitute the values into the following formula.


$$\Delta Vdt = Vdmax - Vdmin [mV]$$

# **Setting Registers Using Serial Communication**

This sensor can write and read the setting values of the various registers shown in the Register Map by I<sup>2</sup>C communication. See the Register Map for the addresses and setting values to be set.

# Description of Setting Registers (I<sup>2</sup>C)

The serial data input order is MSB-first transfer. The table below shows the various data types and descriptions. Using SLAMODE0 and SLAMODE1 pins, SLAVE address can be changed.



Pin connection of serial communication

### **SLAVE Address**

SLAMODE1 pin	SLAMODE0 pin	MSB							LSB
Low	Low	0	0	1	1	0	1	0	R/W
Low	High	0	0	1	0	0	0	0	R/W
High	Low	0	1	1	0	1	1	0	R/W
High	High	0	1	1	0	1	1	1	R/W

<sup>\*</sup> R/W is data direction bit

#### R/W

R/W bit	Data direction
0	Write (Master → Sensor)
1	Read (Sensor → Master)

# I<sup>2</sup>C pin description


Symbol	Pin No.	Remarks
SCL	E3	I <sup>2</sup> C serial clock input
SDA	D1	I <sup>2</sup> C serial data communication

SONY

IMX334LQR-C

# Register Communication Timing (I<sup>2</sup>C)


In I<sup>2</sup>C communication system, communication can be performed during the falling edge of XVS to 6H. For the registers marked "V" in the item of Reflection timing, when the communication is performed in the communication period shown in the figure below they are reflected by frame reflection timing. For the registers noted "Immediately" in the item of Reflection timing, the settings are reflected when the communication is performed. (For the immediate reflection registers other than STANDBY, REGHOLD, XMSTA, SW\_RESET, XVSOUTSEL [1:0] and XHSOUTSEL [1:0], set them in sensor standby state.) Using REGHOLD function is recommended for register setting using I<sup>2</sup>C communication. For REGHOLD function, see "Register Transmission Setting" in "Description of Functions".



SONY


#### **Communication Protocol**


I<sup>2</sup>C serial communication supports a 16-bit register address and 8-bit data message type.




#### Communication Protocol

Data is transferred serially, MSB first in 8-bit units. After each data byte is transferred, A (Acknowledge) / A (Negative Acknowledge) is transferred. Data (SDA) is transferred at the clock (SDL) cycle. SDA can change only while SCL is Low, so the SDA value must be held while SCL is High. The Start condition is defined by SDA changing from High to Low while SCL is High. When the Stop condition is not generated in the previous communication phase and Start condition for the next communication is generated, that Start condition is recognized as a Repeated Start condition.






Stop Condition



Repeated Start Condition

After transfer of each data byte, the Master or the sensor transmits an Acknowledge / Negative Acknowledge and release (does not drive) SDA. When Negative Acknowledge is generated, the Master must immediately generate the Stop Condition and end the communication.




Acknowledge and Negative Acknowledge

# Register Write and Read (I<sup>2</sup>C)

This sensor corresponds to four reed modes and the two write modes.

#### Single Read from Random Location


The sensor has an index function that indicates which address it is focusing on. In reading the data at an optional single address, the Master must set the index value to the address to be read. For this purpose it performs dummy write operation up to the register address. The upper level of the figure below shows the sensor internal index value, and the lower level of the figure shows the SDA I/O data flow. The Master sets the sensor index value to M by designating the sensor slave address with a write request, then designating the address (M). Then, the Master generates the start condition. The Start Condition is generated without generating the Stop Condition, so it becomes the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge immediately followed by the index address data on SDA. After the Master receives the data, it generates a Negative Acknowledge and the Stop Condition to end the communication



Single Read from Random Location

#### Single Read from Current Location

After the slave address is transmitted by a write request, that address is designated by the next communication and the index holds that value. In addition, when data read/write is performed, the index is incremented by the subsequent Acknowledge/Negative Acknowledge timing. When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after Acknowledge. After receiving the data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication, but the index value is incremented, so the data at the next address can be read by sending the slave address with a read request.




Single Read from Current Location



#### Sequential Read Starting from Random Location


In reading data sequentially, which is starting from an optional address, the Master must set the index value to the start of the addresses to be read. For this purpose, dummy write operation includes the register address setting. The Master sets the sensor index value to M by designating the sensor slave address with a read request, then designating the address (M). Then, the Master generates the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge followed immediately by the index address data on SDA. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.



Sequential Read Starting from Random Location

#### **Sequential Read Starting from Current Location**

When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after the Acknowledge. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.




Sequential Read Starting from Current Location



#### Single Write to Random Location


The Master sets the sensor index value to M by designating the sensor slave address with a write request, and designating the address (M). After that the Master can write the value in the designated register by transmitting the data to be written. After writing the necessary data, the Master generates the Stop Condition to end the communication.



Single Write to Random Location

#### **Sequential Write Starting from Random Location**

The Master can write a value to register address M by designating the sensor slave address with a write request, designating the address (M), and then transmitting the data to be written. After the sensor receives the write data, it outputs an Acknowledge and at the same time increments the register address, so the Master can write to the next address simply by continuing to transmit data. After the Master writes the necessary number of bytes, it generates the Stop Condition to end the communication.



Sequential Write Starting from Random Location

### **Register Map**

This sensor has a total of 4096 bytes ( $256 \times 16$ ) of registers, composed of registers with LSB addresses 00h to FFh that correspond to MSB address 30h to 3Fh. Use the initial values for empty address. Some registers must be change from the initial values, so the sensor control side should be capable of setting 4096 bytes.

The values must be changed from the default value, so initial setting after reset is required after power-on. There are two different register reflection timing. Values are reflected immediately after writing to register noted as "Immediately", or at the frame reflection register reflection timing described in the item of "Register Communication Timing" in the section of "Setting Registers with Serial Communication" for registers noted as "V" in the Reflection timing column of the Register Map. For the immediate reflection registers other than belows, set them in sensor standby state.

STANDBY REGHOLD XMSTA XVSOUTSEL [1:0] XHSOUTSEL [1:0]

Do not perform communication to addresses not listed in the Register Map. Doing so may result in operation errors. However, other registers that requires communication to address not listed above may be added, so addresses up to FFh should be supported for LSB address; 3000h to 3FFFh.

- \* For the register that is writing " \* " to the setting value in description (Indicated by red letter), change the value from the default value after the reset.
- \*\* In Gain setting only, it is reflected on the next frame which was settings.

# (1) Registers corresponding to address = $30^{**}h$ .

		Register			t value reset	Reflection
Address	bit	name	Description	Ву	Ву	timing
				register	address	9
	0	STANDBY	Standby 0: Operating 1: Standby	1h		Immediately
	1	_	Fixed to "0h"	0h		_
	2	_	Fixed to "0h"	0h		_
3000h	3	_	Fixed to "0h"	0h	01h	_
	4	_	Fixed to "0h"	0h	•	_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		
	<u> </u>		Register hold	011		
	0	REGHOLD	(Function not to update V reflection register) 0: Invalid	0h		Immediately
			1: Valid			
	1	_	Fixed to "0h"	0h		_
3001h	2	<u> </u>	Fixed to "0h"	0h	00h	
	3		Fixed to "0h"	0h		
	4	_	Fixed to "0h"	0h		
	5	_	Fixed to "0h"	0h		_
	6	<u> </u>	Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		_
	0	XMSTA	Setting of master mode operation  0: Master mode operation start	1h		Immediately
	4		1: Master mode operation stop Fixed to "0h"	Λh		
	1	_	Fixed to "0h"	0h 0h		_
3002h	2				01h	
	3	<del>_</del>	Fixed to "0h"	0h		
	4		Fixed to "0h"	0h		
	5	_	Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		
	7		Fixed to "0h"	0h		_
3003h	[7:0]	<u> </u>	Fixed to "0h"	0h	0h	_
3004h	[7:0]	RESTART	When changing from 4h to 0h : Restart Refer to the "Sensor setting flow"	0h	0h	Immediately
3005h to 300Bh	[7:0]	_	Reserved	_	_	_
300Ch	0 1 2 3 4 5 6 7	BCWAIT_TIME	The value is set according to INCK. Refer to "INCK setting"	B6h	B6h	Immediately

Address	bit	Register	Description	after	t value reset	Reflection
		name	·	By register	By address	timing
300Dh	0 1 2 3 4 5 6	CPWAIT_TIME	The value is set according to INCK. Refer to "INCK setting"	7Fh	7Fh	Immediately
300Eh to 3017h	[7:0]	-	Reserved	-	_	_
3018h	0 1 2 3	WINMODE [3:0]	Window mode setting 0: All-pixel scan mode 1: Horizontal/Vertical 2/2-line binning 4: Window cropping mode Others: Setting prohibited	0h	00h	V
	4	_	Fixed to "0h"	0h	Ţ	
	5		Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		_
3019h to 302Bh	[7:0]	_	Reserved	_	_	_
302Ch	0 1 2 3 4 5 6 7	HTRIMMING_START [11:0]	In window cropping mode Start position (Horizontal direction)	030h	30h	V
302Dh	0 1 2 3		MSB		00h	
JUZDII	4	_	Fixed to "0h"	0h	UUII	_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		

		Register			t value reset	Reflection
Address	bit	name	Description	Ву	Ву	timing
				register	address	
	0		LSB			
	1				18h	
	2					
302Eh	3					
	4	1 15 11 15 4	In window cropping mode			
	5	HNUM	Cropping sizes designation	F18h		V
	6 7	[11:0]	(Horizontal direction )			
	0					
	1					
	2					
	3		MSB			
302Fh	4	_	Fixed to "0h"	0h	0Fh	_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		
	0		LSB			
	1					
	2					
3030h	3				CAh	
303011	4				OAII	
	5					
	6	\^/	When sensor master mode vertical			
	7		span setting.			
	0		Span Setting.			
	1	VMAX	For details, see the item of	0008CAh		V
	2	[19:0]	"Slave Mode and Master Mode"			
3031h	3		In the section of		08h	
	4		"Description of Various Functions"			
	5					
	6					
	7					
	1					
	2					
	3		MSB			
3032h	4	_	Fixed to "0h"	0h	00h	
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
3033h	[7:0]	_	Fixed to "0h"	00h	00h	_

		Dominton			t value	Deffection
Address	bit	Register	Description		reset	Reflection
		name	·	By	By	timing
			1.00	register	address	
	0		LSB			
	1					
	2					
3034h	3				26h	
000	4		When sensor master mode horizontal		2011	
	5		span setting.			
	6		span setting.			
	7	HMAX	For details, one the item of	00066		\ /
	0	[15:0]	For details, see the item of "Slave Mode and Master Mode"	0226h		V
	1					
	2		In the section of			
	3		"Description of Various Functions"			
3035h	4				02h	
	5					
	6					
	7		MSB			
3036h			INIOD			
to	[7.0]		Reserved		_	
304Bh	[7:0]	_	Reserved			_
304011	0		LSB			
	0		LSB			
	1	ODD CIZE V				
	2	OPB_SIZE_V	Vertical direction OB width setting.	14h		V
304Ch	3 [5:0]			14h		
	4					
	5		MSB			
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
304Dh	[7:0]	_	Reserved	_	_	_
			Horizontal direction			
	0		Readout inversion control	0h		V
	U		0: Normal	OII		V
			1: Inverted			
	1		Fixed to "0h"	0h		
304Eh	2	HREVERSE	Fixed to "0h"	0h	00h	_
	3		Fixed to "0h"	0h		_
	4		Fixed to "0h"	0h		_
	5		Fixed to "0h"	0h		_
	6		Fixed to "0h"	0h		_
	7		Fixed to "0h"	0h		_
			Vertical direction			
	0		0: Normal	0h		V
			1: Inverted	"		•
	1		Fixed to "0h"	0h		
	2		Fixed to "0h"	0h		
304Fh	3	VREVERSE	Fixed to "0h"	0h	00h	
	4		Fixed to "0h"	0h		_
	5		Fixed to "0h"	0h		_
	6		Fixed to "0h"	0h		
	7		Fixed to "0h"	0h		_

Address	bit	Register name	Description	Default value after reset		Reflection
				Ву	By timing	
				register	address	
3050h	0		AD conversion bits setting 0: AD10bit 1: AD12bit	1h	01h	Immediately
	1	ADBII	Fixed to "0h"	0h		_
	2		Fixed to "0h"	0h		_
	3		Fixed to "0h"	0h		_
	4		Fixed to "0h"	0h		_
	5		Fixed to "0h"	0h		_
	6		Fixed to "0h"	0h		_
	7		Fixed to "0h"	0h		_
3051h						
to	[7:0]	_	Reserved	_	_	_
3057h						
3058h 3059h	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7	SHR0 [19:0]	Storage time adjustment Designated in line units.	00005h	05h 00h	V
305Ah	0 1 2 3 4 5 6 7	  	MSB Fixed to "0h" Fixed to "0h" Fixed to "0h" Fixed to "0h"	Oh Oh Oh	00h	
305Bh to 3073h	[7:0]	_	Reserved	_	_	_

IMX334LQR-C

		Register			t value reset	Reflection
Address	bit	name	Description	Ву	Ву	timing
				register	address	
	0		LSB			
	1					
	2					
00001	3				0.41	
3090h	4				84h	
	5		In window cropping mode			
	6	AREA3_WIDTH_2 [12:0]	Cropping size designation	0884h		
	7		(Vertical direction)			.,
	0					V
	1					
	2					
00041-	3					
3091h	4		MSB		08h	
	5	_	Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		
3092h						
to	[7:0]	_	Reserved	_	_	_
30B5h						
	0		LSB			
	1					
	2					
30B6h	3	UNREAD_PARAM5			00h	
002011	4	[8:0]	In window cropping mode	0000h	0011	
	5	[0.0]				
	6					
	7					V
	0		MSB			•
	1	_	Fixed to "0h"	0h		
	2	_	Fixed to "0h"	0h		
30B7h	3	_	Fixed to "0h"	0h	00h	
	4	_	Fixed to "0h"	0h	3311	
	5	_	Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		
30B8h						
to	[7:0]	_	Reserved	_	_	_
30C5h						

IMX334LQR-C

SONY

					t value	
Address	bit	Register	Description		reset	Reflection
71441000		name	Bosonption	Ву	Ву	timing
				register	address	
	0		LSB			
	1					
	2					
	3					
30C6h	4				00h	
	5					
	6	BLACK_OFSET_ADR	In window cropping mode setting	0000h		
		[12:0]	III willdow cropping mode setting	000011		
	7					V
	0					
	1					
	2					
30C7h	3				00h	
300711	4		MSB		UUII	
	5	_	Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		
30C8h	,		I IXCU TO GIT	OII		
to	[7.0]		Reserved		_	
30CDh	[7:0]	_	Reserved			_
300011			LOD			
	0		LSB			
	1					
	2					
30CEh	3				00h	
JUCEII	4				0011	
	5					
	6	UNRD_LINE_MAX	In window cropping mode setting	0000h		V
	7	[12:0]				
	0					V
	1					
	2					
30CFh	3		MOD		00h	
	4		MSB			
	5	_	Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		
30D0h						
to	[7:0]	_	Reserved	_	_	_
30D7h						
	0		LSB			
	1					
	2					
	3					
30D8h	4				F8h	
	_					
	5	UNREAD_ED_ADR	In window cropping mode setting	4450		
	6	[12:0]		11F8h		
	7					V
	0					
	1					
	2					
00001	3				441	
30D9h	4		MSB		11h	
	5	_	Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		
L		_	I IVER IO OII	UII		

Address	bit	Register name	Description	after By	t value reset By	Reflection timing
				register	address	
30DAh to 30E7h	[7:0]	-	Reserved	_	_	-
	0		LSB			
	1					
	2					
30E8h	3				00h	
JULUII	4	GAIN	Gain setting		0011	
	5	[10:0]	(0.0dB to 72.0dB / 0.3dB step)	000h		V
	6	[10.0]	(0.0db to 72.0db 7 0.3db step)			
	7					
	0					
	1					
	2		MSB			
30E9h	3		Fixed to "0h"	0h	00h	
302911	4	_	Fixed to "0h"	0h	0011	
	5	_	Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
30EAh to 30FFh	[7:0]	_	Reserved	_	_	_

# (2) Registers corresponding to address = 31\*\*h.

Addraga	la ia	Register	Description	Default value after reset		Reflection
Address	bit	name	Description	By register	By address	timing
3100h	[7:0]			. og.o.o.	444.000	
to	to	_	Reserved	_	_	_
3115h	[7:0]					
	0		LSB			
	1					
	2					
3116h	3	LINDEAD DADAME			08h	
311011	4	UNREAD_PARAM6 [8:0]	In window cropping mode ssetting	0008h		
	5	[0.0]				
	6					
	7					V
	0		MSB			V
	1	_	Fixed to "0h"	0h		
	2	_	Fixed to "0h"	0h		
3117h	3	_	Fixed to "0h"	0h	00h	
311711	4	_	Fixed to "0h"	0h	0011	
	5	_	Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		
3118h	[7:0]					
to	to	_	Reserved	_	_	_
314Bh	[7:0]		1.00			
	0		LSB			
	1					
	2					
314Ch	3	INCKSEL1	The value is set according to INCK.		C0h	
	4	[8:0]	Refer to "INCK setting"	0C0h		Immediately
	5	. ,				
	6					
	7		MOD			
	0		MSB	Ol-		
	1	_	Fixed to "0h"	0h		_
	2	_	Fixed to "0h"	0h		_
314Dh	3	_	Fixed to "0h"	0h	00h	_
	4	_	Fixed to "0h"	0h	-	_
	5	<u> </u>	Fixed to "0h"	0h		
	6	<del>-</del>	Fixed to "0h"	0h		
24456	7	_	Fixed to "0h"	0h		_
314Eh to	[7:0]		Reserved			
3159h	to		INCOCIVEU			
3 13311	[7:0]					

Address   bit   name   Description   By register   address   timing			Register			t value reset	Reflection
NCKSEL2   The value is set according to INCK.   3h   Immediately	Address	bit	_	Description			1
INCKSEL2			Hamo		-	_	uning
1					register	auuless	
1		0			3h		
2   FILL   F   GC   Refer to INCK setting   Oh   Osh		1	[1:0]		011		Immediately
315Ah		2	PLL_IF_GC	Refer to "INCK setting"	01		immodiatory
Signature   Sign	215 A b	3			Un	02h	
S	STOAII	4		Fixed to "0h"	0h	USII	_
Company							
T		_					
315Bh to   10   10   10   10   10   10   10   1			<u> </u>				
to 3167h   (7/0)	21 <i>E</i> Db	-		I ixed to on	OH		
3167h   [7:0]				Decembed			
3168h			_	Reserved	_	_	_
1	316/h						
3168h							
3168h							
STORM		2					
A   [7:0]   Refer to "INCR setting"	2169h	3	INCKSEL3	The value is set according to INCK.	69h	69h	Immediately
3169h   (7:0)	310011	4	[7:0]	Refer to "INCK setting"	0011	0011	immediately
Total   Tota		5					
3169h		6					
3169h							
1	3169h		_	Reserved	_	_	_
1			111014051 4				
1		0			3h		
316Ah   3		1	[1:0]	Refer to "INCK setting"			
316Ah   3		2	_	Fixed to "1h"	1h		
4	316Ah					7Fh	Immediately
5         —         Fixed to "1h"         1h           6         —         Fixed to "0h"         1h           7         —         Fixed to "0h"         0h           316Bh to	010/11	_	_			,,,,,	immodiatory
Company		_	_				
T			_				
316Bh to to to 3198h   [7:0]							
to to 3198h [7:0] — Reserved — — — — — — — — — — — — — — — — — — —	04CDb			rixed to on	UII		
3198h   [7:0]				Decembed			
1			_	Reserved	_	_	_
1	3198h			E: 14 "OL"	01		
3199h   3		-	_		1		
3			_				
3199h							
0: All-pixel scan mode 5		3	_		0h		
0: All-pixel scan mode   5	3199h	4	HADD		0h	00h	Immediately
6 — Fixed to "0h" Oh 7 — Fixed to "0h" Oh 319Ah [7:0] to to — Reserved — — —				0: All-pixel scan mode			
7 — Fixed to "0h" 0h  319Ah [7:0] — Reserved — — —		5	VADD	3: Horizontal/Vertical 2/2-line binning	0h		
7 — Fixed to "0h" 0h  319Ah [7:0] — Reserved — — —		6	_	Fixed to "0h"	0h		
319Ah   [7:0]			_				
to to Reserved	319Ah						
			_	Reserved		_	_
				1			

		Register name			lt value reset	Reflection
Address	bit	name	Description	By register	By address	timing
	0	MDBIT	Number of output bit setting 0: 10 bit 1: 12bit	1h		
	1		Fixed to "0h"	0h	1	
04001	2	_	Fixed to "0h"	0h	041-	.,
319Dh	3	_	Fixed to "0h"	0h	01h	V
	4	_	Fixed to "0h"	0h		
	5	_	Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		
	0	SYS_MODE	The value is set according to INCK. Refer to "INCK setting"	0h		
	2	_	Fixed to "0h"	0h	-	
319Eh	3	_	Fixed to "0h"	0h	00h	lasas salistali.
	4	_	Fixed to "0h"	0h	00h	Immediately
	5	_	Fixed to "0h"	0h	1	
	6	_	Fixed to "0h"	0h	1	
	7	_	Fixed to "0h"	0h	1	
319Fh	[7:0]	_	Reserved	_	_	_
	0		XVS pin setting in master mode			
	-	XVSOUTSEL [1:0]	0: Fixed to Low	2h		
	1		2: VSYNC output			las as a Batalas
	2		XHS pin setting in master mode		1	
		VUCOUTCE	And pin setting in master mode			Immediately
31A0h		XHSOUTSEL	0: Fixed to Low	2h	246	Illinediately
31A0h	3	XHSOUTSEL [1:0]		2h	2Ah	Illinediately
31A0h			0: Fixed to Low	2h 0h	2Ah	— —
31A0h	3	[1:0]	0: Fixed to Low 2: HSYNC output		2Ah	
31A0h	3	[1:0]	0: Fixed to Low 2: HSYNC output Fixed to "0h" Fixed to "1h" Fixed to "0h"	0h	2Ah	
31A0h	3 4 5	[1:0] — —	0: Fixed to Low 2: HSYNC output Fixed to "0h" Fixed to "1h" Fixed to "0h" Fixed to "0h"	0h 1h	2Ah	
31A0h	3 4 5 6 7	[1:0] ————————————————————————————————————	0: Fixed to Low 2: HSYNC output Fixed to "0h" Fixed to "1h" Fixed to "0h" XVS pin setting	0h 1h 0h	2Ah	
31A0h	3 4 5 6 7	[1:0] XVS_DRV	0: Fixed to Low 2: HSYNC output Fixed to "0h" Fixed to "1h" Fixed to "0h" XVS pin setting 0: XVS output (Master mode)	0h 1h 0h	2Ah	
31A0h	3 4 5 6 7	[1:0] ————————————————————————————————————	0: Fixed to Low 2: HSYNC output Fixed to "0h" Fixed to "1h" Fixed to "0h" XVS pin setting 0: XVS output (Master mode) 3: HiZ (Slave mode)	0h 1h 0h 0h	2Ah	
31A0h	3 4 5 6 7	[1:0]	0: Fixed to Low 2: HSYNC output Fixed to "0h" Fixed to "1h" Fixed to "0h" Fixed to "0h" XVS pin setting 0: XVS output (Master mode) 3: HiZ (Slave mode) XHS pin setting	0h 1h 0h 0h 3h	2Ah	
	3 4 5 6 7 0 1	[1:0]  XVS_DRV [1:0] XHS_DRV	0: Fixed to Low 2: HSYNC output Fixed to "0h" Fixed to "1h" Fixed to "0h" XVS pin setting 0: XVS output (Master mode) 3: HiZ (Slave mode) XHS pin setting 0: XHS output (Master mode)	0h 1h 0h 0h		
31A0h 31A1h	3 4 5 6 7 0 1 2	[1:0]	0: Fixed to Low 2: HSYNC output Fixed to "0h" Fixed to "1h" Fixed to "0h" XVS pin setting 0: XVS output (Master mode) 3: HiZ (Slave mode) XHS pin setting 0: XHS output (Master mode) 3: HiZ (Slave mode)	0h 1h 0h 0h 3h	2Ah 0Fh	
	3 4 5 6 7 0 1 2 3	[1:0]  XVS_DRV [1:0] XHS_DRV	0: Fixed to Low 2: HSYNC output Fixed to "0h" Fixed to "1h" Fixed to "0h" Fixed to "0h" XVS pin setting 0: XVS output (Master mode) 3: HiZ (Slave mode) XHS pin setting 0: XHS output (Master mode) 3: HiZ (Slave mode) Fixed to "0h"	0h 1h 0h 0h 3h 3h		
	3 4 5 6 7 0 1 2 3 4 5	[1:0]  XVS_DRV [1:0] XHS_DRV	0: Fixed to Low 2: HSYNC output Fixed to "0h" Fixed to "1h" Fixed to "0h" Fixed to "0h" XVS pin setting 0: XVS output (Master mode) 3: HiZ (Slave mode) XHS pin setting 0: XHS output (Master mode) 3: HiZ (Slave mode) Fixed to "0h"	0h 1h 0h 0h 3h 3h 0h 0h		
	3 4 5 6 7 0 1 2 3 4 5 6	[1:0]  XVS_DRV [1:0] XHS_DRV	0: Fixed to Low 2: HSYNC output Fixed to "0h" Fixed to "1h" Fixed to "0h" XVS pin setting 0: XVS output (Master mode) 3: HiZ (Slave mode) XHS pin setting 0: XHS output (Master mode) 3: HiZ (Slave mode) Fixed to "0h" Fixed to "0h" Fixed to "0h"	0h 1h 0h 0h 3h 3h 0h 0h 0h		
31A1h	3 4 5 6 7 0 1 2 3 4 5 6 7	[1:0]  XVS_DRV [1:0] XHS_DRV	0: Fixed to Low 2: HSYNC output Fixed to "0h" Fixed to "1h" Fixed to "0h" Fixed to "0h" XVS pin setting 0: XVS output (Master mode) 3: HiZ (Slave mode) XHS pin setting 0: XHS output (Master mode) 3: HiZ (Slave mode) Fixed to "0h"	0h 1h 0h 0h 3h 3h 0h 0h		
31A1h	3 4 5 6 7 0 1 2 3 4 5 6 7 [7:0]	[1:0]  XVS_DRV [1:0] XHS_DRV	0: Fixed to Low 2: HSYNC output Fixed to "0h" Fixed to "1h" Fixed to "0h" XVS pin setting 0: XVS output (Master mode) 3: HiZ (Slave mode) XHS pin setting 0: XHS output (Master mode) 3: HiZ (Slave mode) Fixed to "0h" Fixed to "0h" Fixed to "0h" Fixed to "0h"	0h 1h 0h 0h 3h 3h 0h 0h 0h		
31A1h	3 4 5 6 7 0 1 2 3 4 5 6 7	[1:0]  XVS_DRV [1:0] XHS_DRV	0: Fixed to Low 2: HSYNC output Fixed to "0h" Fixed to "1h" Fixed to "0h" XVS pin setting 0: XVS output (Master mode) 3: HiZ (Slave mode) XHS pin setting 0: XHS output (Master mode) 3: HiZ (Slave mode) Fixed to "0h" Fixed to "0h" Fixed to "0h"	0h 1h 0h 0h 3h 3h 0h 0h 0h		



				Defaul	t value	
		Register	5	after	reset	Reflection
Address	bit	name	Description	Ву	Ву	timing
				register	address	
	0	_	Fixed to "0h"	0h		_
	1		Fixed to "0h"	0h		_
	2	_	Fixed to "0h"	0h		_
	3	_	Fixed to "0h"	0h		_
			XVS pulse width setting in master			
24045	4		mode.		004	
31D4h		XVSLNG	0: 1H	01	00h	
		[1:0]	1: 2H	0h		Immediately
	5		2: 4H			
			3: 8H			
	6		Fixed to "0h"	0h		_
	7		Fixed to "0h"	0h		_
	0	_	Fixed to "0h"	0h		_
	1		Fixed to "0h"	0h		_
	2	_	Fixed to "0h"	0h		_
	3	_	Fixed to "0h"	0h		_
			XHS pulse width setting in master	-		
0.455	4		mode.	0h	0.01	
31D5h	4	XHSLNG	0: 16clock	011	00h	
		[1:0]	1: 32clock			Immediately
	5	,	2: 64clock	0h		
	3		3: 128clock	011		
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
31D6h	[7:0]					
to	to	_	Reserved	_	_	_
31DCh	[7:0]					
	0		Mode setting	1h		
	1	VALID_EXPAND	3: All-pixel scan mode	1h		Immediately
	2	[2:0]	4: Horizontal/Vertical 2/2-line binning	0h		<b>,</b>
	3	_	Fixed to "0h"	0h		_
31DDh	4	_	Fixed to "0h"	0h	03h	_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h	+	_
	7	_	Fixed to "0h"	0h		_
31DEh	[7:0]					
to	to	_	Reserved	_	_	_
31FFh	[7:0]					
J 11 1 11	[]					

(3) Registers corresponding to address =  $32^{**}h$ .

Address	Register	Description	Default value after reset		Reflection	
Address	bit	name	Description	Ву	Ву	timing
				register	address	
3200h	[7:0]					
to	to	_	Reserved	_	_	_
3287h	[7:0]					
3288h	[7:0]		Set to "21h"	20h	20h	Immediately
3289h	[7:0]		Reserved		_	_
328Ah	[7:0]		Set to "02h"	03h	03h	Immediately
328Bh	[7:0]					
to	to	_	Reserved	_	_	_
32FFh	[7:0]					

# (4) Registers corresponding to address = $33^{**}h$ .

				Default		
Address	bit	Register	Description	after r		Reflection
71441000	""	name	2 coonpain	Ву	Ву	timing
				register	address	
	_	-0.404	Mode setting			
	0	TCYCLE	0: All-pixel scan mode	0h		
	4	[1:0]	1: Horizontal/Vertical 2/2-line binning	0		
	1		Fixed to "0h"	Oh	1	
3300h	2			0h	00h	Immediately
330011	3		Fixed to "0h"	0h	- 0011	Illinediately
	4		Fixed to "0h"	0h	1	
	5		Fixed to "0h"	0h	4	
	6		Fixed to "0h"	0h	_	
	7		Fixed to "0h"	0h		
3301h	[7:0]	_	Reserved	_	_	_
	0		LSB			
	1					
	2					
	3		Black level offset value setting			
3302h	4	BLKLEVEL	Black level effect value setting		32h	
	5	[9:0]	10-bit readout mode: 1digit/1h	032h		Immediately
	6	[0.0]	12-bit readout mode: 4digit/1h			
	7		12 bit reducut mode. 4digit m			
	0					
	1		MSB		1	
	2	_	Fixed to "0h"	0h		
3303h	3	_	Fixed to "0h"	0h	00h	_
	4	_	Fixed to "0h"	0h		
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
3304h	[7:0]					
to	to	_	Reserved	_	_	_
3307h	[7:0]					
	0		LSB			
	1					
	2					
00001	3				0.41	
3308h	4				84h	
	5					
	6	Y_OUT_SIZE	Set the number of effective pixel lines	884h		V
	7	[12:0]		00		·
	0					
	1					
	2					
3309h	3		MOD		08h	
	4		MSB	01	4	
	5	_	Fixed to "0h"	0h	4	_
	6	_	Fixed to "0h"	0h	1	_
	7	_	Fixed to "0h"	0h		
330Ah	[7:0]					
to	to	_	Reserved	_		_
33FFh	[7:0]					

# (5) Registers corresponding to address = $34^{**}h$ .

A -  -	Register	Register	Description		t value reset	Reflection timing
Address	DIT	name	Description	By register	By address	
3400h	[7:0]					
to 3413h	to [7:0]	_	Reserved	_	_	_
3414h	[7:0]	_	Set to "05h"	0Ah	0Ah	Immediately
3415h	[7:0]		Reserved	_	_	
3416h	[7:0]		Set to "18h"	04h	04h	Immediately
3417h	[7:0]					
to	to	_	Reserved	_	_	_
341Bh	[7:0]					
	0	L	LSB			
	1					
	2		The value is set according to AD			
341Ch	3	ADBIT1	Conversion bits		47h	
341011	4	[8:0]		047h	4711	Immediately
	5	[0.0]	10-bit: 1FFh			
	6		12-bit: 047h			
	7					
	0		MSB			
	1		Fixed to "0h"	0h		
	2		Fixed to "0h"	0h		_
341Dh	3		Fixed to "0h"	0h	00h	_
341011	4		Fixed to "0h"	0h	OOH	
	5		Fixed to "0h"	0h		
	6		Fixed to "0h"	0h		
	7		Fixed to "0h"	0h		_
341Eh	[7:0]					
to	to	_	Reserved	_	_	_
34FFh	[7:0]					

(6) Registers corresponding to address =  $35^{**}h$ .

Address	bit	Register	Description	Default value after reset		Default value
71001000	, DIC	name	Boompaon	Ву	Ву	after reset
				register	address	alter reset
3500h	[7:0]					
to	to	_	Reserved	_	_	_
35ABh	[7:0]					
35ACh	[7:0]		Set to "0Eh"	12h	12h	Immediately
35ADh	[7:0]					
to	to	_	Reserved	_	_	_
35FFh	[7:0]					

# (7) Registers corresponding to address = 36\*\*h.

Address	bit Register	Description	Default value after reset		Default value	
Address	DIT	name	Description	Ву	Ву	after reset
				register	address	aner reser
3600h	[7:0]					
to	to	_	Reserved	_	_	_
3647h	[7:0]					
3648h	[7:0]	_	Set to "01h"	10h	10h	Immediately
3649h	[7:0]	_	Reserved	_	_	_
364Ah	[7:0]		Set to "04h"	0Ah	0Ah	Immediately
364Bh	[7:0]		Reserved		_	_
364Ch	[7:0]		Set to "04h"	00h	00h	Immediately
364Dh	[7:0]					
to	to	_	Reserved	_	_	_
3677h	[7:0]					
3678h	[7:0]		Set to "01h"	00h	00h	Immediately
3679h	[7:0]					
to	to	_	Reserved	_	_	_
367Bh	[7:0]					
367Ch	[7:0]		Set to "31h"	1Eh	1Eh	Immediately
367Dh	[7:0]	_	Reserved			_
367Eh	[7:0]	_	Set to "31h"	1Eh	1Eh	Immediately
367Fh	[7:0]					
to	to	_	Reserved	_	_	_
36FFh	[7:0]					

# (8) Registers corresponding to address = 37\*\*h.

		Register			t value reset	Default
Address	bit	name	Description	By	Ву	value
		name		register	address	after reset
3700h	[7:0]			rogiotor	addiooo	
to	to	_	Reserved	_	_	_
3707h	[7:0]					
3708h	[7:0]	_	Set to "02h"	00h	00h	Immediately
3709h	[7:0]			00	33.1	y
to	to	_	Reserved	_	_	_
3713h	[7:0]					
3714h	[7:0]	_	Set to "01h"	00h	00h	Immediately
3715h	[7:0]	_	Set to "02h"	00h	00h	Immediately
3716h	[7:0]	_	Set to "02h"	00h	00h	Immediately
3717h	[7:0]	_	Set to "02h"	00h	00h	Immediately
3718h	[7:0]					,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
to	to	_	Reserved	_	_	_
371Bh	[7:0]					
371Ch	[7:0]	_	Set to "3Dh"	3Eh	3Eh	Immediately
371Dh	[7:0]		Set to "3Fh"	01h	01h	Immediately
371Eh	[7:0]					,
to	to	_	Reserved	_	_	_
372Bh	[7:0]					
372Ch	[7:0]	_	Set to "00h"	46h	46h	Immediately
372Dh	[7:0]	_	Set to "00h"	01h	01h	Immediately
372Eh	[7:0]	_	Set to "46h"	58h	58h	Immediately
372Fh	[7:0]	_	Set to "00h"	02h	02h	Immediately
3730h	[7:0]	_	Set to "89h"	00h	00h	Immediately
3731h	[7:0]	_	Set to "00h"	04h	04h	Immediately
3732h	[7:0]	_	Set to "08h"	2Ch	2Ch	Immediately
3733h	[7:0]	_	Set to "01h"	05h	05h	Immediately
3734h	[7:0]	_	Set to "FEh"	00h	00h	Immediately
3735h	[7:0]	_	Set to "05h"	06h	06h	Immediately
3736h	[7:0]					j
to	to	_	Reserved	_	_	_
375Ch	[7:0]					
375Dh	[7:0]	_	Set to "00h"	74h	74h	Immediately
375Eh	[7:0]	_	Set to "00h"	B9h	B9h	Immediately
375Fh	[7:0]	_	Set to "61h"	CBh	CBh	Immediately
3760h	[7:0]	_	Set to "06h"	0Ch	0Ch	Immediately
3761h	[7:0]					
to	to	_	Reserved	_	_	_
3767h	[7:0]					
3768h	[7:0]	_	Set to "1Bh"	0Dh	0Dh	Immediately
3769h	[7:0]		Set to "1Bh"	0Dh	0Dh	Immediately
376Ah	[7:0]	_	Set to "1Ah"	0Dh	0Dh	Immediately
376Bh	[7:0]	_	Set to "19h"	0Dh	0Dh	Immediately
376Ch	[7:0]	_	Set to "18h"	0Dh	0Dh	Immediately
376Dh	[7:0]	_	Set to "14h"	0Dh	0Dh	Immediately
376Eh	[7:0]	_	Set to "0Fh"	0Dh	0Dh	Immediately
376Fh	[7:0]					
to	to	_	Reserved	_	_	_
3775h	[7:0]					

Addross	h:t	Register	Description		t value reset	Default
Address	bit	name	Description	Ву	Ву	value
				register	address	after reset
3776h	[7:0]	_	Set to "00h"	58h	58h	Immediately
3777h	[7:0]	_	Set to "00h"	02h	02h	Immediately
3778h	[7:0]	_	Set to "46h"	00h	00h	Immediately
3779h	[7:0]	_	Set to "00h"	04h	04h	Immediately
377Ah	[7:0]	_	Set to "08h"	80h	80h	Immediately
377Bh	[7:0]	_	Set to "01h"	05h	05h	Immediately
377Ch	[7:0]	_	Set to "45h"	96h	96h	Immediately
377Dh	[7:0]	_	Set to "01h"	06h	06h	Immediately
377Eh	[7:0]	_	Set to "23h"	4Ah	4Ah	Immediately
377Fh	[7:0]	_	Set to "02h"	07h	07h	Immediately
3780h	[7:0]	_	Set to "D9h"	80h	80h	Immediately
3781h	[7:0]	_	Set to "03h"	07h	07h	Immediately
3782h	[7:0]	_	Set to "F5h"	A6h	A6h	Immediately
3783h	[7:0]	_	Set to "06h"	07h	07h	Immediately
3784h	[7:0]	_	Set to "A5h"	B8h	B8h	Immediately
3785h	[7:0]					
to	to	_	Reserved	_	_	_
3787h	[7:0]					
3788h	[7:0]	_	Set to "0Fh"	09h	09h	Immediately
3789h	[7:0]	_	Reserved	_	_	_
378Ah	[7:0]	_	Set to "D9h"	58h	58h	Immediately
378Bh	[7:0]	_	Set to "03h"	02h	02h	Immediately
378Ch	[7:0]	_	Set to "EBh"	00h	00h	Immediately
378Dh	[7:0]	_	Set to "05h"	04h	04h	Immediately
378Eh	[7:0]	_	Set to "87h"	80h	80h	Immediately
378Fh	[7:0]	_	Set to "06h"	05h	05h	Immediately
3790h	[7:0]	_	Set to "F5h"	96h	96h	Immediately
3791h	[7:0]	_	Reserved	_	_	_
3792h	[7:0]	_	Set to "43h"	4Ah	4Ah	Immediately
3793h	[7:0]	_	Reserved		_	_
3794h	[7:0]	_	Set to "7Ah"	80h	80h	Immediately
3795h	[7:0]	_	Reserved		_	_
3796h	[7:0]	_	Set to "A1h"	A6h	A6h	Immediately
3797h	[7:0]					
to	to	_	Reserved	-	_	_
37AFh	[7:0]					
37B0h	[7:0]		XMASTER pin High : Set to "37h"	36h	36h	Immediately
37 0011	[7.0]		XMASTER pin Low : Set to "36h"	3011	3011	miniculately
37B1h	[7:0]					
to	to	_	Reserved		_	_
37FFh	[7:0]					

# (9) Registers corresponding to address = $3A^{**}h$ .

		Register		Defaul	t value	Reflection	
Address	bit	name	Description	Ву	Ву	timing	
		Hame		register	address	uning	
3A00h	[7:0]	_	Reserved	_	_	_	
	0		Output interface selection				
	1	LANEMODE	3: CSI-2 4lane	3h		Immediately	
	2	[2:0]	7: CSI-2 8lane	311		immediately	
			Others: Setting prohibited				
3A01h	3	_	Fixed to "0h"	0h	03h	_	
	4	_	Fixed to "0h"	0h			
	5	_	Fixed to "0h"	0h			
	6	_	Fixed to "0h"	0h		_	
	7	_	Fixed to "0h"	0h		_	
3A02h	[7:0]						
to	to	_	Reserved	_	_	_	
3A17h	[7:0]						
3A18h	[7:0]	TCLKPOST	Global timing setting	00B7h	B7h	Immediately	
3A19h	[7:0]	[15:0]	Global tilling setting	006711	00h	immediately	
3A1Ah	[7:0]	TCLKPREPARE	Global timing setting	0067h	67h	Imm adiataly	
3A1Bh	[7:0]	[15:0]	Global liftling selling	006711	00h	Immediately	
3A1Ch	[7:0]	TCLKTRAIL	Global timing setting	006Fh	6Fh	Immediately	
3A1Dh	[7:0]	[15:0]	Global tilling setting	000111	00h		
3A1Eh	[7:0]	TCLKZERO	Global timing setting	01DFh	DFh	lan an a di atalu	
3A1Fh	[7:0]	[15:0]	Giodai tiriirig Settirig	UIDFII	01h	Immediately	
3A20h	[7:0]	THSPREPARE	Global timing setting	006Fh	6Fh	lancan a di atalo.	
3A21h	[7:0]	[15:0]	Giodai uning Seurig	00011	00h	Immediately	
3A22h	[7:0]	THSZERO	Global timing setting	00CFh	CFh	Immediately	
3A23h	[7:0]	[15:0]	Giodai uming seurig	UUCFII	00h	immediately	
3A24h	[7:0]	THSTRAIL	Clobal timing patting	006Eh	6Fh	Immodiately	
3A25h	[7:0]	[15:0]	Global timing setting	006Fh	00h	Immediately	
3A26h	[7:0]	THSEXIT	Clobal timing a atting	00075	B7h	Inches a direct	
3A27h	[7:0]	[15:0]	Global timing setting	00B7h	00h	Immediately	
3A28h	[7:0]	TI DV[45.0]	Clabal timing a atting	0055	5Fh	Lancas and a finite	
3A29h	[7:0]	TLPX[15:0]	Global timing setting	005Fh	00h	Immediately	
3A30h	[7:0]						
to	to —		Reserved	_	_	_	
3AFFh	[7:0]						

# (10) Registers corresponding to address = $3E^{**}h$ .

		Register		Defaul	t value	Reflection	
Address bit		name	Description	Ву	Ву	timing	
		Haille		register	address	9	
3E00h	[7:0]						
to	to	_	Reserved	_	_	_	
3E03h	[7:0]						
3E04h	[7:0]		Set to "0Eh"	12h	12h	Immediately	
3E05h	[7:0]						
to	to	_	Reserved	_	_	_	
3EFFh	[7:0]						

## **Readout Drive mode**

# Operating mode

The table below lists the operating modes available with this sensor. (N/A: Not supported mode)

Mode	INCK	Recording Pixels		AD conversion	Output bit width	Frame rate	Data rate [Mbps/Lane]		1H period [μs]	
	[MHz]	Н	V	[bit]	[bit]	[frame/s]	CS	I-2	C	SI-2
		[pixels]	[lines]				4 Lane	8 Lane	4 Lane	8 Lane
				10	10	30 / 25	891/1188	891/1188	14.81	14.81
All pivol	6-27 37.125 74.25	3840	2160	10	10	60 / 50	1782	891/1188	7.41	7.41
All pixel				12	12	30 / 25	891/1188	891/1188	14.81	14.81
				12	12	60 / 50	1782	891/1188	7.41	7.41
Horizontal/	6-27	25 1920	1080	10	12	30 / 25	891/1188	891/1188	29.63	29.63
Vertical 2/2-line binning	37.125			10	12	60 / 50	1188/1782	891/1188	14.81	14.81
	74.25			10	12	120	NA	1188	NA	7.41

## Image Data Output Format (CSI-2 output)


## **Frame Format**

Each line of each image frame is output like the General Frame Format of CSI-2. The settings for each packet header are shown below.

**DATA Type** 

Header [5:0]	Name	Setting register (I <sup>2</sup> C)	Description		
00h	Frame Start Code	N/A	FS		
01h	Frame End Code	N/A	FE		
10h	NULL	N/A	Invalid data		
12h	Embedded Data	N/A	Embedded data		
2Bh	RAW10	Address: 319Dh	0A0Ah		
2Ch	RAW12	MDBIT [0]	0C0Ch		
37h	OB Data	N/A	Vertical OB line data		


### **Frame Structure**



Frame Structure of CSI-2 output

### **Embedded Data Line**

The Embedded data line is output in a line following the sync code FS.



The end of the address and the register value is determined according to the tags embedded in the data.

### Embedded Data Line Tag

Tag	Data Byte Description
00h	Illegal Tag. If found treat as end of Data.
07h	End of Data.
AAh	CCI Register Index MSB [15:8]
A5h	CCI Register Index LSB [7:0]
5Ah	Auto increment the CCI index after the data byte – valid data  Data byte contains valid CCI register data.
55h	Auto increment the CCI index after the data byte – null data A CCI register does not exist for the current CCI index. The data byte value is the 07h.
FFh	Illegal Tag. If found treat as end of Data.

Specific output examples are shown below.

_			
Output timing	bit	Transfer data	Description
E00 to E01	[7:0]	_	ignored
	[2:0]	_	ignored
E02	[3]	HREVERSE	
	[7:4]	_	ignored
E03 to E07	[7:0]	-	ignored
	[4:0]	-	ignored
E08	[5]	VREVERSE	
	[7:6]	-	ignored
E09	[7:0]	-	ignored
E10	[6:0]	_	ignored
E10	[7]	ADBIT	
E11	[7:0]	_	ignored
	[3:0]	_	ignored
E12	[5:4]	MDBIT	
	[7:6]	_	ignored
E13 to E14	[7:0]	_	ignored
E15	[7:0]	GAIN	
E16	[2:0]	GAIN	
E10	[7:3]	_	ignored
E17 to E22	[7:0]	_	ignored
E23	[7:0]		
E24	[7:0]	SHR0	
E25	[3:0]		
E25	[7:4]	_	ignored
E26 to E52	[7:0]	_	ignored
E53	[7:0]	BLKLEVEL	
E54	[1:0]	DLNLEVEL	
E04	[7:2]		ignored
E55 to E191	[7:0]	_	ignored



# **Image Data Output Format**

# All-pixel scan mode

List of Setting Register

							001.0					
		Desistan	1-20-1	4.1	0.1	41	CSI-2		0.1	41	01	
Address	bit	Register	Initial	4 lane	8 lane	4lane	8lane	4 lane	8 lane	4lane	8lane	Remarks
		Name	Value	30 / 25	30 / 25	60 / 50	60 / 50	30 / 25	30 / 25	60 / 50	60 / 50	
							[frame /s]					I
		Conversion [bit]		10	10	10	10	12	12	12	12	
		put bit width [bit]		10	10	10	10	12	12	12	12	
Т		rate [Mbps/lane]		891/1188	891/1188	1782	891/1188	891/1188	891/1188	1782	891/1188	
3018h	[3:0]	WINMODE	0h				0	h				
3030h	[7:0]											25 /30 / 50
3031h	[7:0]	VMAX	08CAh				080	CAh				60
3032h	[3:0]				T	1	1	ı		1		[frame/s]
3034h	[7:0]											30 / 25
		HMAX	0226h	044Ch /	044Ch /	0226h /	0226h /	044Ch /	044Ch /	0226h /	0226h /	[frame / s] /
3035h	[7:0]	I IIVI/A/X	022011	0528h	0528h	0294h	0294h	0528h	0528h	0294h	0294h	60 / 50
												[frame / s]
304Ch	[7:0]	OPB_SIZE_V	14h				14	4h				
304Eh	[7:0]	HREVERSE	00h				00h	/ 01h				0: Normal
00-7EII	[7.0]	TINEVEROE	0011				0011	7 0 111				1: Inverted
304Fh	[7:0]	VREVERSE	00h				00h	/ 01h				0: Normal
004111	[7.0]	VICEVEROE	0011		00h / 01h						1: Inverted	
3050h	[7:0]	ADBIT	01h		00h / 01h						0: 10 bit,	
303011	[7.0]	ADDIT	0111		00h / 01h							1: 12 bit
3074h	[7:0]	AREA3_ST_	00B0h		Vertical read out							
3075h	[4:0]	ADR_1	ООВОП			Norma	I:00B0h,	Inverted :	: 11C0h			
308Eh	[7:0]	AREA3_ST_	00045				Vertical	read out				
308Fh	[4:0]	ADR_2	00B1h			Norma	I:00B1h,	Inverted :	: 11C1h			
30B6h	[7:0]	UNREAD_					Vertical	read out				
30B7h	[0]	PARAM5	0000h			Norma	I: 0000h,	Inverted :	01FAh			
3116h		UNREAD_					Vertical	read out				
3117h	[0]	PARAM6	0008h			Norma	I: 0008h,	Inverted :	: 0002h			
314Ch	[7:0]											
314Dh	[0]	INCKSEL1	00C0h									
	-	INCKSEL2	3h						_			
315Ah		PLL_IF_GC	0h			Re	efer to "IN	ICK settir	ng"			
3168h		INCKSEL3	68h									
316Ah	• •	INCKSEL4	3h									
		HADD										
3199h		VADD	0h				O	h				
	ریا	*, (55										0: 10 bit,
319Dh	[0]	MDBIT	1h				0h	/ 1h				1: 12 bit
319Eh	[1:0]	SYS_MODE	0h			P.	efer to "IN	ICK settir	na"			1. 12 DIL
31DDh		VALID_EXPAND	3h			170		sh	<u>'</u> 9			
3300h		TCYCLE	0h					)h				
		TOTOLE	UII				U	111				
3308h	[7:0]	Y_OUT_SIZE	0884h		0884h							
3309h	[4:0]											
341Ch	[7:0]	ADBIT1	0047h	10bit AD : 01FFh								
341Dh	[0]				12bit AD : 0047h							
3A01h	[2:0]	LANEMODE	3h	3h	7h	3h	7h	3h	7h	3h	7h	


							CSI-2	serial				
Address	bit	Register	Initial	4 lane	8 lane	4lane	8lane	4 lane	8 lane	4lane	8lane	Remarks
Address	DIL	Name	Value	30 / 25	30 / 25	60 / 50	60 / 50	30 / 25	30 / 25	60 / 50	60 / 50	Remarks
				[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]	
	AD Conversion [bit]			10	10	10	10	12	12	12	12	
	Out	put bit width [bit]		10	10	10	10	12	12	12	12	
	Data	rate [Mbps/lane]		891/1188	891/1188	1782	891/1188	891/1188	891/1188	1782	891/1188	
3A18h	[7:0]	TCLKPOST	00B7h	007Fh	007Fh	00B7h	007Fh	007Fh	007Fh	00B7h	007Fh	
3A19h	[7:0]	TOLKFOST	006711	/008Fh	/008Fh	005711	/008Fh	/008Fh	/008Fh	000711	/008Fh	
3A1Ah	[7:0]	TCLKPREPARE	0067h	0037h	0037h	0067h	0037h	0037h	0037h	0067h	0037h	
3A1Bh	[7:0]	TOLKFILLARL	000711	/004Fh	/004Fh	000711	/004Fh	/004Fh	/004Fh	000711	/004Fh	
3A1Ch	[7:0]	TCLKTRAIL	006Fh	0037h	0037h	006Fh	0037h	0037h	0037h	006Fh	0037h	
3A1Dh	[7:0]	TOLINIAL 0001	000111	/0047h	/0047h	000111	/0047h	/0047h	/0047h	000111	/0047h	
3A1Eh	[7:0]	TCLKZERO	01DFh	00F7h	00F7h	01DFh	00F7h	00F7h	00F7h	01DFh	00F7h	Global
3A1Fh	[7:0]	TOLKZLIKO	OIDIII	/0137h	/0137h	OIDIII	/0137h	/0137h	/0137h	OIDIII	/0137h	
3A20h	[7:0]	THSPREPARE	006Fh	003Fh	003Fh	006Fh	003Fh	003Fh	003Fh	006Fh	003Fh	timing
3A21h	[7:0]	THOFKLIAKL	000111	/004Fh	/004Fh	000111	/004Fh	/004Fh	/004Fh	000111	/004Fh	891Mbps/
3A22h	[7:0]	THSZERO	00CFh	006Fh	006Fh	00CFh	006Fh	006Fh	006Fh	00CFh	006Fh	1188Mbps
3A23h	[7:0]	TTISZERO	000111	/0087h	/0087h	000111	/0087h	/0087h	/0087h	000111	/0087h	1 TOOMDP3
3A24h	[7:0]	THETRAII	OOGEN	003Fh	003Fh	006Fh	003Fh	003Fh	003Fh	006Fh	003Fh	
3A25h	[7:0]	THSTRAIL 006Fh	00011	/004Fh	/004Fh	000F11	/004Fh	/004Fh	/004Fh	000F11	/004Fh	
3A26h	[7:0]	THSEXIT	00B7h	005Fh	005Fh	00P7h	005Fh	005Fh	005Fh	00B7h	005Fh	
3A27h	[7:0]	ΙΠΟΕΛΙΙ	UVD/N	/007Fh	007Fh /007Fh 00B7h	UUDIN	/007Fh	/007Fh	/007Fh	UUD/N	/007Fh	
3A28h	[7:0]	TLPX	005Fh	002Fh	002Fh	005Fh	002Fh	002Fh	002Fh	005Fh	002Fh	
3A29h	[7:0]	ILFA	UUSFII	/003Fh	/003Fh	UUSFII	/003Fh	/003Fh	/003Fh	UUSFII	/003Fh	

## Set the following register depending on a read out mode.


A .l.l	F-71	Initial	Vertical read	out direction
Address	bit	Value	Normal	Inverted
3078h	[7:0]	02h	02h	02h
3079h	[7:0]	00h	00h	00h
307Ah	[7:0]	00h	00h	00h
307Bh	[7:0]	00h	00h	00h
3080h	[7:0]	02h	02h	FEh
3081h	[7:0]	00h	00h	00h
3082h	[7:0]	00h	00h	00h
3083h	[7:0]	00h	00h	00h
3088h	[7:0]	02h	02h	02h
3094h	[7:0]	:0] 00h 00h		00h
3095h	[7:0]	00h	00h	00h
3096h	[7:0]	00h	00h	00h
309Bh	[7:0]	02h	02h	FEh
309Ch	[7:0]	00h	00h	00h
309Dh	[7:0]	00h	00h	00h
309Eh	[7:0]	00h	00h	00h
30A4h	[7:0]	00h	00h	00h
30A5h	[7:0]	00h	00h	00h



For the latest data sheet, please visit www.sunnywale.com



Pixel Array Image Drawing in All scan mode



Drive Timing Chart for All scan mode



# Horizontal/Vertical 2/2-line binning scan mode


List of Setting Register

						CSI-2 seri	al		Remarks
		Register	Initial	4 lane	8 lane	4lane	8lane	8 lane	
Address	bit	Name	Value	30 / 25	30 / 25	60 / 50	60 / 50	120	
				[frame /s]	[frame /s]	[frame /s]	[frame /s]	[frame /s]	
	ΑГ	Conversion [bit]		10	10	10	10	10	
		tput bit width [bit]		12	12	12	12	12	
	Dat	a rate [Mbps/lane]		891/1188	891/1188	1188/1782	891/1188	1188	
3018h	[3:0]	WINMODE	0h		•	1h			
3030h	[7:0]								/ / /
3031h	[7:0]	VMAX	08CAh			08CAh			25 /30 / 50 / 60
3032h	[3:0]								[frame/s]
3034h	[7:0]	LINAAN	A)/			0226h /	0226h /	04401-	30 / 25[frame / s] /
3035h	[7:0]	HMAX	0226h	0528h	0528h	0294h	0294h	0113h	60 / 50[frame / s]
304Ch	[7:0]	OPB_SIZE_V	014h			14h			
304Eh	[7:0]	HREVERSE	00h			00h / 01h	1		0: Normal , 1: Inverted
304Fh	[7:0]	VREVERSE	00h			00h / 01h	1		0: Normal, 1: Inverted
3050h	[7:0]	ADBIT	01h			00h			0: 10 bit
3074h	[7:0]	AREA3_ST_	00DOL		N	lormal : 00	B0h		
3075h		ADR_1	00B0h		In	verted: 11	C0h		
308Eh	[7:0]	AREA3_ST_	00041		N	lormal : 00	B1h		
308Fh	[4:0]	ADR_2	00B1h		In	verted: 11	C1h		
30B6h	[7:0]	UNREAD_	001-		N				
30B7h	[0]	PARAM5	00h		In	verted: 01	FAh		
3114h	[7:0]	UNREAD_	08h		٨	lormal: 00	08h		
3115h	[0]	PARAM6	UOII		In	verted: 00	002h		
314Ch	[7:0]	INCKSEL1	00C0h						
314Dh	[0]	INCRSELI	OOCON						
315Ah	[1:0]	INCKSEL2	3h		Pofor	to "INCK	cotting"		
STOAIT	[3:2]	PLL_IF_GC	0h		Kelei	to incr	setting		
3168h	[7:0]	INCKSEL3	68h						
316Ah	[1:0]	INCKSEL4	3h						
3199h	[4]	HADD	0h			3h			
319911	[5]	VADD	OH			JII			
319Dh	[0]	MDBIT	1h			1h			
319Eh	[1:0]	SYS_MODE	0h		Refer	to "INCK	setting"		
31DDh	[2:0]	VALID_EXPAND	3h			4h			
3300h	[1:0]	TCYCLE	0h			1h			
3308h	[7:0]	Y_OUT_SIZE	0884h			0442h			
3309h	[4:0]	1_001_012L	000411	077211					
341Ch	[7:0]	ADBIT1	0047h	01FFh					
341Dh	[0]	ADDITI	004711			VILLI			
3A01h	[2:0]	LANEMODE	3h	3h	7h	3h	7h	7h	


							Remarks		
Address	bit	Register	Initial	4 lane	8 lane	4lane	8lane	8 lane	
Address	Dit	Name	Value	30 / 25	30 / 25	60 / 50	60 / 50	120	
				[frame /s]					
AD Conversion [bit]				10	10	10	10	10	
	Οι	tput bit width [bit]		12	12	12	12	12	
	Dat	a rate [Mbps/lane]		891/1188	891/1188	1188/1782	891/1188	1188	
3A18h	[7:0]	TCLKPOST	00B7h	007Fh	007Fh	008Fh	007Fh	008Fh	
3A19h	[7:0]	TCLRFOST	006711	/008Fh	/008Fh	/00B7h	/008Fh	000111	
3A1Ah	[7:0]	TCLKPREPARE	0067h	0037h	0037h	004Fh	0037h	004Fh	
3A1Bh	[7:0]	TOLKFILLFARL	000711	/004Fh	/004Fh	/0067h	/004Fh	004111	
3A1Ch	[7:0]	TCLKTRAIL	006Fh	0037h	0037h	0047h	0037h	0047h	
3A1Dh	[7:0]	TOLKTRAIL	000111	/0047h	/0047h	/006Fh	/0047h	004711	Olahal Carla
3A1Eh	[7:0]	TCLKZERO	01DFh	00F7h	00F7h	0137h/	00F7h	0137h	Global timing
3A1Fh	[7:0]	TOLKZENO	OIDIII	/0137h	/0137h	01DFh	/0137h	013711	891Mbps/
3A20h	[7:0]	THSPREPARE	006Fh	003Fh	003Fh	004Fh	003Fh	004Fh	1188Mbps
3A21h	[7:0]	THO INCLANCE	000111	/004Fh	/004Fh	/006Fh	/004Fh	004111	Troolvibps
3A22h	[7:0]	THSZERO	00CFh	006Fh	006Fh	0087h	006Fh	0087h	1188Mbps/
3A23h	[7:0]	THOZEIGO	000111	/0087h	/0087h	/00CFh	/0087h	000711	1782Mbps
3A24h	[7:0]	THSTRAIL	006Fh	003Fh	003Fh	004Fh	003Fh	004Fh	
3A25h	[7:0]	THOTIVALE	500111	/004Fh	/004Fh	/006Fh	/004Fh	004111	
3A26h	[7:0]	THSEXIT	00B7h	005Fh	005Fh	007Fh	005Fh	007Fh	
3A27h	[7:0]	THOLAIT	DOEVII 00R/U	/007Fh	/007Fh	/00B7h	/007Fh	007111	
3A28h	[7:0]	TLPX	005Fh	002Fh	002Fh	003Fh	002Fh	003Fh	
3A29h	[7:0]	ILFA	LPA 005FN	/003Fh	/003Fh	/005Fh	/003Fh	UUSFII	

## Set the following register depending on a read out mode.

A -l -l	h.ia	Initial	Vertical read	lout direction
Address	bit	Value	Normal	Inverted
3078h	[7:0]	02h	04h	04h
3079h	[7:0]	00h	FEh	FEh
307Ah	[7:0]	00h	04h	04h
307Bh	[7:0]	00h	02h	02h
3080h	[7:0]	02h	04h	FCh
3081h	[7:0]	00h	FEh	02h
3082h	[7:0]	00h	04h	FCh
3083h	[7:0]	00h	02h	FEh
3088h	[7:0]	02h	04h	04h
3094h	[7:0]	00h	FEh	FEh
3095h	[7:0]	00h	04h	04h
3096h	[7:0]	00h	02h	02h
309Bh	[7:0]	02h	04h	FCh
309Ch	[7:0]	00h	FEh	02h
309Dh	[7:0]	00h	04h	FCh
309Eh	[7:0]	00h	02h	FEh
30A4h	[7:0]	00h	33h	33h
30A5h	[7:0]	00h	33h	33h



Pixel Array Image Drawing in Horizontal /Vertical 2/2-line binnign scan mode



Drive Timing Chart for Horizontal /Vertical 2/2-line binnign scan mode



### **Window Cropping Mode**

Sensor signals are cut out and read out in arbitrary positions.

Cropping position is set, regarding effective pixel start position as origin (48, 176) in normal mode or (48, 4544) in inverted direction all pixel scan mode. The horizontal normal or inverted operation don't relate to the origin.

Cropping is available from all-pixel scan mode and vertical, horizontal period and frame rate are fixed to the value for this mode. Pixels cropped by horizontal cropping setting are output with left shifted and that extends the horizontal blanking period.

Window cropping image is shown in the figure below.

This function support only All-pixel scan mode.




Image Drawing of Window Cropping Mode in normal vertical direction




Image Drawing of Window Cropping Mode in inverted vertical direction

**SONY** IMX334LQR-C

#### **Restrictions on Window cropping mode**

The register settings should satisfy following conditions:

Set WINMODE: 4h.

#### ◆ HTRIMMING\_START, HNUM

 $48 \le HTRIMMING\_START + HNUM \le 3912$ HTRIMMING\_START =  $48 + N \times 12$   $312 \le HNUM$ Set HNUM to a multiple of 24. (N is integer equal or more than 0)

#### ◆ AREA3\_ST\_ADR\_1, AREA3\_ST\_ADR\_2

In case of VREVERSE = 00h AREA3\_ST\_ADR\_1 = 176 +  $M \times 4$  AREA3\_ST\_ADR\_2 = AREA3\_ST\_ADR\_1 + 1 M is integer equal or more than 0. It sets a half value of the number of the skipping lines in M.

In case of VREVERSE = 01h AREA3\_ST\_ADR\_1 = 4544 -  $M \times 4$  AREA3\_ST\_ADR\_2 = AREA3\_ST\_ADR\_1 + 1 M is integer equal or more than 0. It sets a half value of the number of the skipping lines in M.

# ◆ AREA3\_WIDTH\_1, AREA3\_WIDTH\_2, Y\_OUT\_SIZE

372 ≤ AREA3\_WIDTH\_1 ≤ 2180
Set AREA3\_WIDTH\_1 to multiple of 2.
AREA3\_WIDTH\_2 = AREA3\_WIDTH\_1
Set Y\_OUT\_SIZE to same as AREA3\_WIDTH\_1.

#### ◆ UNREAD\_ED\_ADR

UNREAD\_ED\_ADR = AREA3\_ST\_ADR\_1 + AREA3\_WIDTH\_1 $\times$ 2 + 208 In case of UNREAD\_ED\_ADR > 4640 , set UNREAD\_ED\_ADR = 4640

#### ◆ UNRD\_LINE\_MAX, BLACK\_OFSET\_ADR

In case of VREVERSE = 00h and 176  $\leq$  AREA3\_ST\_ADR\_1 < 276 or VREVERSE = 01h and 4444 < AREA3\_ST\_ADR\_1  $\leq$  4544 set UNRD\_LINE\_MAX = 0 BLACK\_OFSET\_ADR = 0

In case of VREVERSE = 00h and  $276 \le AREA3\_ST\_ADR\_1$  or VREVERSE = 01h and AREA3\_ST\_ADR\_1  $\le 4444$  set UNRD\_LINE\_MAX = 100 BLACK\_OFSET\_ADR = 18

V<sub>TTL</sub> (1frame line length or VMAX) ≥ AREA3\_WIDTH\_1 + 48

#### ◆ Frame rate on Window cropping mode

Frame rate [frame/s] =  $1 / (V_{TTL} \times (1H \text{ period}))$ 

1H period (unit: [µs]): Fix 1H time in a mode before cropping and refer to the value of "1H period" in the table of "Operating Mode".

The example of window cropping setting is shown below.

The frame rate is maximum setting as each image format. For adjusting the frame rate, please extend the VMAX or the number of lines per frame.


## Example of Window cropping Mode Setting

	Numb	1944×1100			
	Re	1920×1080			
	L		41	ane	
	Fram		117	117	
	AD (	10	12		
	Outp	10	12		
	Data	rate [Mbps/lane]		1782	1782
Address	bit	Register	Register		
Address	Dit	Name	Se	tting	
3018h	[3:0]	WINMODE	0h	4h	4h
3030h	[7:0]				
3031h	[7:0]	VMAX	08CAh	047Ch	047Ch
3032h	[3:0]				
3034h	[7:0]	HMAX	0226h	0226h	0226h
3035h	[7:0]	TIVIAA	022011	022011	022011
302Ch	[7:0]	HTRIMMING_START	0030h	03F0h	03F0h
302Dh	[7:0]	HTKIIVIIVIING_STAKT	003011	USFUII	USFUII
302Eh	[7:0]	  HNUM	0F18h	0798h	0700h
302Fh	[7:0]	HINUIVI	UF 1611	079611	0798h
3074h	[7:0]	ADEA2 OT ADD 4	00006	04506	0.4506
3075h	[4:0]	AREA3_ST_ADR_1	0000h	04E8h	04E8h
3076h	[7:0]	ADEAD MIDTH 4	00045	0440h	04405
3077h	[4:0]	AREA3_WIDTH_1	0884h	044Ch	044Ch
308Eh	[7:0]	ADEAG OF ADD G	00041	0.4501	0.4505
308Fh	[4:0]	AREA3_ST_ADR_2	0001h	04E9h	04E9h
3090h	[7:0]	ADEAG MUDTIL G	00041	04401	0.4401
3091h	[4:0]	AREA3_WIDTH_2	0884h	044Ch	044Ch
30C6h	[7:0]	BLACK OFSET ADR	00004	00406	0040h
30C7h	[4:0]	DLACK_OFSET_ADK	0000h	0012h	0012h
30CEh	[7:0]	LINDD LINE MAY	00001	00045	00045
30CFh	[4:0]	UNRD_LINE_MAX	0000h	0064h	0064h
30D8h	[7:0]	LINIDEAD ED 455	4405	05501	05501
30D9h	[3:0]	UNREAD_ED_ADR	118Fh	0E50h	0E50h
3308h	[7:0]	V 0117 0175	0004	04401	04401
3309h	[4:0]	Y_OUT_SIZE	0884h	044Ch	044Ch

SONY IMX334LQR-C



Pixel Array Image Drawing in Window Cropping mode (CSI-2 serial output)



Drive Timing Chart for Window Cropping mode (CSI-2 serial output)

## **Description of Various Function**


#### **Standby Mode**

This sensor stops its operation and goes into standby mode which reduces the power consumption by writing "1" to the standby control register STANDBY. Standby mode is also established after power-on or other system reset operation.

List of Standby Mode Setting

Degister name	Register details			Initial	Setting	Ctatus	Remarks	
Register name	Register	Address	bit	value	value	Status	Remarks	
STANDBY		3000h	[0]	4	1		Register communication	
STAINDBY	— 3000h [0		ĮΟJ	[0]	0		is executed in standby mode.	

The serial communication registers hold the previous values. However, the address registers transmitted in standby mode are overwritten. The serial communication block operates even in standby mode, so standby mode can be canceled by setting the STANDBY register to "0". Some time is required for sensor internal circuit stabilization after standby mode is canceled. After standby mode is canceled, a normal image is output from the 9 frames after internal regulator stabilization (18 ms or more).



Sequence from Standby Cancel to Stable Image Output

#### **Slave Mode and Master Mode**

The sensor can be switched between slave mode and master mode. The switching is made by the XMASTER pin. Establish the XMASTER pin status before canceling the system reset. (Do not switch this pin status during operation.)

Input a vertical sync signal to XVS and input a horizontal sync signal to XHS when a sensor is in slave mode. For sync signal interval, input data lines to output for vertical sync signal and 1H period designated in each operating mode for horizontal sync signal. See the section of "Operating mode" for the number of output data line and 1H period.

Set the XVSOUTSE, XHSOUTSEL, XVS\_DRV, XHS\_DRV and XMSTA register in order to start the operation after setting to master mode. In addition, set the count number of sync signal in vertical direction by the VMAX [19:0] register and the clock number in horizontal direction by the HMAX [15:0] register. See the description of Operation Mode for details of the section of "Operating Modes".


### List of Slave and Master Mode Setting


Pin name	Pin processing	Operating mode	Remarks	
VMACTED nin	Fixed to Low	Master mode	High: OV <sub>DD</sub>	
XMASTER pin	Fixed to High	Slave mode	Low: GND	

### List of Register in Master Mode

Pagistar nama	Register details			Initial	Sotting value	Remarks	
Register name	Register	Address	bit	value	Setting value	IVEIIIAINS	
XMSTA	_	3002h	[0]	1h	Master operation ready     Master operation start	The master operation starts by setting 0.	
	VMAX [7:0]	3030h	[7:0]				
VMAX [19:0]	VMAX [15:8]	3031h	[7:0]	008CAh	See the item of each drive mode.	Line number per frame	
VIVIAX [19.0]	VMAX [19:16]	3032h	[4:0]	OOOCAII		designated	
HMAX [15:0]	HMAX [7:0]	3034h	[7:0]	0226h	See the item of each drive	Clock number per line	
TIMAX [15.0]	HMAX [15:8]	3035h	[7:0]	022011	mode.	designated	
XVSLNG [1:0]	_	31D4h	[5:4]	0h	0: 1H, 1: 2H, 2: 4H, 3: 8H	XVS low level pulse width designated	
XHSLNG [1:0]		31D5h	[5:4]	0h	0: 16clock, 1: 32clock 2: 64clock, 3: 128clock See the next	XHS low level pulse width designated	
XVSOUTSEL [1:0]	_	31A0h	[1:0]	2h	0: Fixed to Low 2: VSYNC output Others: Setting prohibited		
XHSOUTSEL [1:0]	_	31AUN	[3:2]	2h	0: Fixed to Low 2: HSYNC output Others: Setting prohibited		
XVS_DRV [1:0]	_	24.4.4.5	[1:0]	3h	0: XVS output (Master mode) 3: Hi-z (Slave mode) Others: Setting prohibited		
XHS_DRV [1:0]	_	31A1h	[3:2]	3h	0: XHS output (Master mode) 3: Hi-z (Slave mode) Others: Setting prohibited		

**SONY** IMX334LQR-C





XVS/XHS output waveform in sensor master mode

The XVS and XHS are output in timing that set 0 to the register XMSTA. If set 0 to XMSTA during standby, the XVS and XHS are output Kust after standby is released. The XVS and XHS are output asynchronous with other input or output signals. In addition, the output signals are output with a undefined latency time (system delay) relative to the XHS. Therefore, refer to the sync codes output from the sensor and perform synchronization.

**SONY** IMX334LQR-C

## **Gain Adjustment Function**

The Programmable Gain Control (PGC) of this device consists of the analog block and digital block. The total of analog gain and digital gain can be set up to 72.0dB by the GAIN [7:0] register setting. The same setting is applied in all colors.

The value which is 10/3 times the gain is set to register. (0.3 dB step)


#### Example)

When set to 6 dB:  $6 \times 10/3 = 20d$ ; GAIN [7:0] = 14h When set to 12.6 dB:  $12.6 \times 10/3 = 42d$ ; GAIN [7:0] = 2Ah

## List of PGC Register

Register name	R	Register details			Setting value		
	Register	Address	bit	Initial value	Setting range	Remarks	
GAIN [10:0]	GAIN [7:0]	30E8h	[7:0]	00h	00h-F0h	Setting value: Gain [dB] × 10/3	
	GAIN [10:8]	30E9h	[2:0]	00h	(0d-240d)	(0.3 dB step)	

The gain setting is reflected at the next frame that the communication is performed as shown below.



Gain Reflection Timing

## **Black Level Adjustment Function**

The black level offset (offset variable range: 000h to 3FFh) can be added relative to the data in which the digital gain modulation was performed by the BLKLEVEL [9:0] register.

When the BLKLEVEL setting is increased by 1 LSB, the black level is increased by 1 LSB at 10.

Note that the offset unit changes according to the output bit setting.

When the output data length is 10-bit output, increasing the register setting value by 1h increases the black level by 1 LSB. When the output data length is 12-bit output, increasing the register setting value by 1h increases the black level by 4 LSB.

Use with values shown below is recommended.

10-bit output: 032h (50d) 12-bit output: 032h (200d)

### List of Black Level AdKustment Register

Pagistar nama	Re	gister details	Initial value	Cotting value		
Register name	Register	Address	bit	miliai value	Setting value	
BLKLEVEL [0:0]	BLKLEVEL [7:0]	3302h	[7:0]	022h	000h to 255h	
BLKLEVEL [9:0]	BLKLEVEL [9:8]	3303h	[1:0]	032h	000h to 3FFh	

SONY IMX334LQR-C

## **Normal Operation and Inverted Operation**

The sensor readout direction (normal / inverted) in vertical direction can be switched by VREVERSE register settings and in horizontal direction can be switched by the HREVERSE register setting. See the section of "Operating Modes" for the order of readout lines in normal and inverted modes. See the section of "List of Setting Register" for the other register settings. One invalid frame is generated when reading immediately after the readout direction change in order to switch the normal operation and inversion between frames.


List of Drive Direction Setting Register


Vertical direction normal and inverted modes

Address	bit	Register name	Initial value	Normal	Inverted	
304Fh	[0]	VREVERSE	00h	00h	01h	
304Eh	[0]	HREVERSE	00h	00h	01h	





In inverted mode





Normal and Inverted Drive Outline in Vertical Direction (TOP VIEW)





Normal and Inverted Drive Outline in Horizontal Direction (TOP VIEW)

#### **Shutter and Integration Time Settings**

This sensor has a variable electronic shutter function that can control the integration time in line units. In addition, this sensor performs rolling shutter operation in which electronic shutter and readout operation are performed sequentially for each line.

Note) For integration time control, an image which reflects the setting is output from the frame after the setting changes.

## **Example of Integration Time Setting**

The sensor's integration time is obtained by the following formula.

#### Integration time = 1 frame period - SHR0 × (1H period)

- \*1 The frame period is determined by the input XVS when the sensor is operating in slave mode, or the register VMAX value in master mode. The frame period is designated in 1H units, so the time is determined by (Number of lines × 1H period).
- \*2 See "Operating Modes" for the 1H period.

In this section, the shutter operation and storage time are shown as in the figure below with the time sequence on the horizontal axis and the vertical address on the vertical axis. For simplification, shutter and readout operation are noted in line units.




Image Drawing of Shutter Operation

## Normal Exposure Operation (Controlling the Integration Time in 1H Units)

The integration time can be controlled by varying the electronic shutter timing. In the electronic shutter settings, the integration time is controlled by the SHR0 [19:0] register. Set SHR0 [19:0] to a value between 5 and (Number of lines per frame - 1). When the sensor is operating in slave mode, the number of lines per frame is determined by the XVS interval (number of lines), using the input XHS interval as the line unit.

When the sensor is operating in master mode, the number of lines per frame is determined by the VMAX register. The number of lines per frame differs according to the operating mode.

## Registers Used to Set the Integration Time in 1H Units

Pogistor name	Re	egister details		Initial value	Setting value		
Register name	Register	Address	bit	IIIIIai vaiue	Setting value		
	SHR0 [7:0]	3058h	[7:0]		Sets the shutter sweep time.		
SHR0 [19:0]	SHR0 [15:8] 3059h [7:0		[7:0]	00005h	5 to (Number of lines per frame - 1)		
	SHR0 [19:16]	305Ah	[3:0]		* Others: Setting prohibited		
	VMAX [7:0]	3030h	[7:0]		Sets the number of lines per frame (only in master mode). See		
VMAX [19:0]	VMAX [15:8]	3031h	[7:0]	008CAh	"Operating		
	VMAX [19:16]	3032h	[3:0]		Modes" for the setting value in each mode.		




Image Drawing of Integration Time Control within a Frame

## Long Exposure Operation (Control by Expanding the Number of Lines per Frame)

Long exposure operation can be performed by lengthening the frame period.

When the sensor is operating in slave mode, this is done by lengthening the input vertical sync signal (XVS) pulse interval.

When the sensor is operating in master mode, it is done by designating a larger register VMAX [19:0] value compared to normal operation. When the integration time is extended by increasing the number of lines, the rear V blanking increases by an equivalent amount.

Although the maximum value of long exposure operation changes in each modes, the maximum of long time exposure is approximately 1 s.

When set to a number of V lines or more than that noted for each operating mode, the imaging characteristics are not guaranteed during long exposure operation.




Image Drawing of Long Integration Time Control by Adjusting the Frame Period

# **Example of Integration Time Settings**

The example of register setting for controlling the storage time is shown below.

# **Example of Integration Time Settings**

Operation	Sensor setti	ng (register)	lete westing time		
Operation	VMAX <sup>*</sup>	SHR0**	Integration time		
		2249	1H		
	2250	:	:		
All-pixel scan mode		N	(2250 - N) H		
		:	:		
		5	2245H		

 $<sup>^{\</sup>star}$  In sensor master mode. In slave mode, the interval is the same as XVS input.

<sup>\*\*</sup> The SHR0 setting value (N) is set between "5" and "the VMAX value (M) -1".

# Signal Output CSI-2 output

The output formats of this sensor support the following modes.

CSI-2 serial 4 Lane / 8 Lane, RAW10 / RAW12

The 4 Lane / 8 Lane serial signal output method using this sensor is described below.


Complied with the CSI-2, data is output using 4 Lane / 8 Lane. The image data is output from the CSI-2 output pin. The DMOP1/DMOM1 are called the Lane1 data signal, the DMOP2/DMOM2 are called the Lane2 data signal, the DMOP3/DMOM3 are called the Lane3 data signal, the DMOP4/DMOM4 are called the Lane4 data signal, the DMOP5/DMOM5 are called the Lane5 data signal, the DMOP6/DMOM6 are called the Lane6, the DMOP7/DMOM7 are called the Lane7 data signal data signal, the DMOP8/DMOM8 are called the Lane8 data signal. In addition, the clock signals are output from DMCKP/DMCKM of the CSI-2 pins.

In 4 Lane mode, data is output from Lane1 , Lane2 , Lane3 and Lane4. In 8 Lane mode, data is output from Lane1, Lane2, Lane3, Lane4, Lane5, Lane6, Lane7 and Lane8. The bit rate maximum value are 1782 Mbps / Lane in 4 Lane mode and 1188 Mbps / Lane in 8 Lane mode..

The select of RAW10 / RAW12 is set by the register: MDBIT [0]. The number of output lanes is set by the register: LANEMODE [2:0]. Unused lanes (when setting4 lanes; DMOP5 / DMOM5, DMOP6 / DMOM6, DMOP7 / DMOM7, DMOP8 / DMOM8) output signals conformed to MIPI standard.

Pagistar nama	Register d	letails	Initial	Cotting value	Description
Register name	Address	bit	value	Setting value	Description
MODIT	210Db	[0]	1 h	0h	RAW10
MDBIT	319Dh	[0]	1h	1h	RAW12
		[2:0]	3h	3h	4Lane
LANEMODE [2:0]	3A01h			7h	8Lane
				-	Others:Setting prohibited

The formats of RAW12 and RAW10 are shown below.



The Example of Format of RAW12 / RAW10

SONY IMX334LQR-C

The each formal of 4 Lane and 8 Lane are shown below.


#### a) 4 Lane-RAW12 Sensor Lane1 (DMOP1/DMOM1) P2 P3 ... Lane2 (DMOP2/DMOM2) P9 [11:4] PH Lane3 (DMOP3/DMOM3) [3:0] P0 Lane4 (DMOP4/DMOM4)

P2 P5 [11:4]

РΗ


P10 [11:4] [3:0] P6 [3:0]

[3:0] P14




4 Lane Output Format

#### c) 8 Lane-RAW12



#### d) 8 Lane-RAW10




8 Lane Output Format

**SONY** IMX334LQR-C

#### **MIPI Transmitter**

Output pins (DMOP1, DMOM1, DMOP2, DMOM2, DMOP3, DMOM3, DMOP4, DMOM4, DMOP5, DMOM5, DMOP6, DMOM6, DMOP7, DMOM7, DMOP8, DMOM8, DMCKP, DMCKM) are described in this section.




Relationship between Pin Name and MIPI Output Lane

The pixel signals are output by the CSI-2 High-speed serial interface. See the MIPI Standard

- MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2) Version 1.20.00
- MIPI Alliance Specification for D-PHY Version 1.20.00

The CSI-2 transfers one bit with a pair of differential signals. The transmitter outputs differential current signal after converting pixel signals to it. Insert external resistance in differential pair in a series or use cells with a built-in resistance on the Receiver side. When inserting an external resistor, as close as possible to the Receiver. The differential signals maintain a constant interval and reach the receiver with the shortest wiring length possible to avoid malfunction. The maximum bit rate of each Lane are 1782 Mbps / Lane.



Universal Lane Module Functions

## Number of Internal A/D Conversion Bits Setting

The number of internal A/D conversion bits can be selected from 10 bits or 12 bits by the register ADBIT. See the section of "Operating Modes" for the correspondence with each mode.

#### List of Bit Width Selection

Register		Register details		Initial	Setting value	
name	Register	Address	bit	value		
ADBIT	— 3050h		[0]	1h	0: 10 bit 1: 12 bit	
ADDITAGO O	ADBIT1[7:0]	341Ch	[7:0]	0047h	10 bit: 01FFh 12 bit: 0047h	
ADBIT1[8:0]	ADBIT1[8]	341Dh	[0]	004711		

# **Output Signal Range**

In CSI-2 output mode, the sensor output has either a 10 bit or 12 bit gradation, but output is not performed over the full range, and the maximum output value is the 3FFh value (10 bit output) and the FFFh one (12 bit output). The output range for each output gradation is shown in the table below.

# Output Gradation and Output Range (CSI-2 Output)

	Output value				
Output gradation	Min.	Max.			
10 bit	000h	3FFh			
12 bit	000h	FFFh			

# **INCK Setting**

The available operation mode varies according to INCK frequency. Input either 6-27 MHz ,37.125 MHz or 74.25 MHz for INCK frequency. The INCK setting register and the list of INCK setting are shown in the table below.

# **INCK Setting Register**

## Data rate 1782Mbps / lane

Register	Re	gister details		Initial				INCK			
name	Register	Address	bit	value	6 [MHz]	12 [MHz]	18 [MHz]	24 [MHz]	27 [MHz]	37.125 [MHz]	74.25 [MHz]
BCWAIT_TIME	_	300Ch	[7:0]	B6h	0Fh	1Eh	2Dh	3Bh	42h	5Bh	B6h
CPWAIT_TIME	_	300Dh	[7:0]	7Fh	0Bh	15h	1Fh	2Ah	2Eh	40h	7Fh
INCKSEL1	_	314D-4Ch	[8:0]	00C0h	0129h	0129h	00C6h	0129h	0108h	00C0h	00C0h
INCKSEL2	_	315Ah	[1:0]	3h	0h	1h	1h	2h	2h	2h	3h
PLL_IF_GC	_	315AII	[3:2]	0h	0h	0h	0h	0h	0h	0h	0h
INCKSEL3	_	3168h	[7:0]	68h	A0h	A0h	6Bh	A0h	8Fh	68h	68h
INCKSEL4	_	316Ah	[7:0]	7Fh	7Ch	7Dh	7Dh	7Eh	7Eh	7Eh	7Fh
SYS_MODE	_	319Eh	[7:0]	00h	00h	00h	00h	00h	00h	00h	00h

## Data rate 1188Mbps / lane

Register	Re	gister details		Initial				INCK			
name	Register	Address	bit	value	6 [MHz]	12 [MHz]	18 [MHz]	24 [MHz]	27 [MHz]	37.125 [MHz]	74.25 [MHz]
BCWAIT_TIME	_	300Ch	[7:0]	B6h	0Fh	1Eh	2Dh	3Bh	42h	5Bh	B6h
CPWAIT_TIME	_	300Dh	[7:0]	7Fh	0Bh	15h	1Fh	2Ah	2Eh	40h	7Fh
INCKSEL1	_	314D-4Ch	[8:0]	00C0h	00C6h	00C6h	0084h	00C6h	00B0h	0080h	0080h
INCKSEL2	_	24545	[1:0]	3h	0h	1h	1h	2h	2h	2h	3h
PLL_IF_GC	_	315Ah	[3:2]	0h	0h	0h	0h	0h	0h	0h	0h
INCKSEL3	_	3168h	[7:0]	68h	A0h	A0h	6Bh	A0h	8Fh	68h	68h
INCKSEL4	_	316Ah	[7:0]	7Fh	7Ch	7Dh	7Dh	7Eh	7Eh	7Eh	7Fh
SYS_MODE	_	319Eh	[7:0]	00h	01h	01h	01h	01h	01h	01h	01h

# Data rate 891Mbps / lane


Register	Re	gister details		Initial				INCK			
name	Register	Address	bit	value	6 [MHz]	12 [MHz]	18 [MHz]	24 [MHz]	27 [MHz]	37.125 [MHz]	74.25 [MHz]
BCWAIT_TIME	_	300Ch	[7:0]	B6h	0Fh	1Eh	2Dh	3Bh	42h	5Bh	B6h
CPWAIT_TIME	_	300Dh	[7:0]	7Fh	0Bh	15h	1Fh	2Ah	2Eh	40h	7Fh
INCKSEL1	_	314D-4Ch	[8:0]	00C0h	0129h	0129h	00C6h	0129h	0108h	00C0h	00C0h
INCKSEL2	_	21516	[1:0]	3h	0h	1h	1h	2h	2h	2h	3h
PLL_IF_GC	_	315Ah	[3:2]	0h	1h	1h	1h	1h	1h	1h	1h
INCKSEL3	_	3168h	[7:0]	68h	A0h	A0h	6Bh	A0h	8Fh	68h	68h
INCKSEL4	_	316Ah	[7:0]	7Fh	7Ch	7Dh	7Dh	7Eh	7Eh	7Eh	7Fh
SYS_MODE	_	319Eh	[7:0]	00h	02h	02h	02h	02h	02h	02h	02h

#### **Register Hold Setting**

Register setting can be transmitted with divided to several frames and it can be reflected globally at a certain frame by the register REGHOLD. Setting REGHOLD = 1 at the start of register communication period prevents the registers that are set thereafter from reflecting at the frame reflection timing. The registers that are set when setting REGHOLD = 1 are reflected globally by setting REGHOLD = 0 at the end of communication period of the desired frame to reflect the register.

## Register Hold Setting Register

Register	R	egister details		Initial value	Sotting value		
name			bit	miliai value	Setting value		
REGHOLD	_	3001h	[0]	0h	0: Invalid 1: Valid (Register hold)		



Register Hold Setting

#### **Mode Transitions**

When changing the operating mode during sensor drive operation, set via sensor standby. However, these transitions that described below can be transitions without standby.

- ◆ Change the number of vertical lines (In sensor master mode, change the VMAX. In sensor slave mode, change the period of XVS input.)
- ◆ Horizontal and vertical scan direction. (When the vertical scan direction is changed, an invalid frame generates during transition.)
- ◆ Change the mode between All-pixel scan and Window cropping. (However, It is case that transitions by not changing register HMAX . In addition, an invalid frame generates during transition.)


The changing MIPI lane setting can not support during sensor drive operation.

# **Power-on and Power-off Sequence**

#### Power-on sequence

Turn On the power supplies so that the power supplies rise in order of 1.2 V power supply (DV<sub>DD1</sub>, DV<sub>DD2</sub>) →1.8 V power supply (OV<sub>DD</sub>) → 2.9 V power supply (AV<sub>DD1</sub>, AV<sub>DD2</sub>). In addition, all power supplies should finish rising within 200 ms

- 2. The register values are undefined immediately after power-on, so the system must be cleared. Hold XCLR at Low level for 500 ns or more after all the power supplies have finished rising. (The register values after a system clear are the default values.)
- 3. The system clear is applied by setting XCLR to High level. The maser clock input after setting the XCLR pin to High level.
- 4. Make the sensor setting by register communication after the system clear.




Power-on Sequence

Item	Symbol	Min.	Max.	Unit
1.2 V power supply rising → 1.8 V power supply rising	T0	0	_	ns
1.8 V power supply rising → 2.9 V power supply rising	T1	0	_	ns
Rising time of all power supply	T2	_	200	ms
2.9 V power supply rising → Clear OFF	$T_LOW$	500	_	ns
Clear OFF → INCK rising	T3	0	_	μs
Clear OFF → Communication start	T4	20	_	μs
Standby OFF (communication)  → External input XHS,XVS (slave mode only)	T <sub>SYNC</sub>	18	_	ms

# Slew Rate Limitation of Power-on Sequence


Conform the slew rate limitation shown below when power supply change 0 V to each voltage (0 % to 100 %) in power-on sequence.



Item	Symbol	Power supply	Min.	Max.	Unit	Remarks
		DV <sub>DD1</sub> ,DV <sub>DD2</sub> (1.2 V)		25	mV/μs	
Slew rate	SR	OV <sub>DD</sub> (1.8 V)	_	25	mV/μs	
		AV <sub>DD1</sub> ,AV <sub>DD2</sub> (2.9 V)	_	25	mV/μs	

# Power-off sequence

Turn Off the power supplies so that the power supplies fall in order of 2.9 V power supply  $(AV_{DD1}, AV_{DD2}) \rightarrow 1.8 \text{ V}$  power supply  $(OV_{DD}) \rightarrow 1.2 \text{ V}$  power supply  $(DV_{DD1}, DV_{DD2})$ . In addition, all power supplies should falling within 200 ms. Set each digital input pin (INCK, SDA, SCL, XCLR, XMASTER, XVS, XHS) to 0 V before the 1.8 V power supply  $(OV_{DD})$  falls.



Power-off Sequence

Item	Symbol	Min.	Max.	Unit
2.9 V power shut down → 1.8 V power shut down	T5	0		ns
1.8 V power shut down → 1.2 V power shut down	T6	0	_	ns
Shut down time of all power supply	T7	_	200	ms

SONY IMX334LQR-C

## **Sensor Setting Flow**


#### **Setting Flow in Sensor Slave Mode**

The figure below shows operating flow in sensor slave mode.

For details of "Power-on" to "Reset cancel", see the item of "Power-on sequence" in this section.

For details of "Standby cancel" until "Wait for image stabilization", see the item of "Standby mode".

"Standby setting (power save mode) can be made by setting the STANDBY register to "1" during "Operation".



Sensor Setting Flow (Sensor Slave Mode)

## **Setting Flow in Sensor Master Mode**


The figure below shows operating flow in sensor master mode.

For details of "Power-on" to "Reset cancel", see the item of "Power on sequence" in this section.

For details of "Standby cancel" until "Wait for image stabilization", see the item of "Standby mode".


In master mode, "Master mode start" by setting register XMSTA to "0" after "Waiting for internal regulator stabilization"

"Standby setting (power save mode) can be made by setting the STANDBY register to "1" during "Operation". This time, set "master mode stop" by setting XMSTA to "1".



Sensor Setting Flow (Sensor Master Mode)

# **Peripheral Circuit**



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party and other right due to same.

# **Spot Pixel Specifications**


(AV<sub>DD</sub> = 2.9 V, OV<sub>DD</sub> = 1.8 V, DV<sub>DD</sub> = 1.2 V, Tj = 60  $^{\circ}$ C, 30 frame/s, Gain: 0 dB)

		Maximum distorted pixels in each zone			Measurement		
Type of distortion	Type of distortion Level		Effective OB	III	Ineffective OB	method	Remarks
Black or white	30% < D	60	N	lo evaluatio	n	1	
pixels at high light	30% <u>Z</u> D	cr		riteria applied		ı	
White pixels	F.C D	0/	20	No eva	luation	0	4/20 a atama
in the dark	5.6 mV ≤ D	800 criteria applied		applied	2	1/30 s storage	
Black pixels at	D 715 mV	0	N	lo evaluatio	n	2	
signal saturated	D <u>&lt;</u> 715 mV	0	criteria applied		ed	3	

Note) 1. Zone is specified based on all-pixel drive mode

- 2. D Spot pixel level
- 3. See the Spot Pixel Pattern Specifications for the specifications in which pixel and black pixel are close.

#### **Zone Definition**



## **Notice on White Pixels Specifications**

After delivery inspection of CMOS image sensors, particle radiation such as cosmic rays etc. may distort pixels of CMOS image sensors, and then distorted pixels may cause white point effects in dark signals in picture images. (Such white point effects shall be hereinafter referred to as "White Pixels".)

Unfortunately, it is not possible with current scientific technology for CMOS image sensors to prevent such White Pixels. It is recommended that when you use CMOS image sensors, you should consider taking measures against such White Pixels, such as adoption of automatic compensation systems for White Pixels in dark signals and establishment of quality assurance standards.

Unless the Seller's liability for White Pixels is otherwise set forth in an agreement between you and the Seller, Sony Semiconductor Solutions Corporation or its distributors (hereinafter collectively referred to as the "Seller") will, at the Seller's expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered by the Seller are found to be to the Seller's satisfaction, to have over the allowable range of White Pixels as set forth above under the heading "Spot Pixels Specifications", within the period of three months after the delivery date of such CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not assume any liability after you have incorporated such CMOS image sensors into other products.

Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated, altered or modified after delivery to you, (2) CMOS image sensors incorporated into other products, (3) CMOS image sensors shipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you over three months ago. Except the above mentioned replacement by Seller, neither Sony Semiconductor Solutions Corporation nor its distributors will assume any liability for White Pixels. Please resolve any problem or trouble arising from or in connection with White Pixels at your costs and expenses.

#### [For Your Reference] The Annual Number of White Pixels Occurrence

The chart below shows the predictable data on the annual number of White Pixels occurrence in a single-story building in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against the annual White Pixels, such as adoption of automatic compensation systems appropriate for each annual number of White Pixels occurrence.

The data in the chart is based on records of past field tests, and signifies estimated number of White Pixels calculated according to structures and electrical properties of each device. Moreover, the data in the chart is for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.

#### **Example of Annual Number of Occurrence**

White Pixel Level (in case of integration time = $1/30 \text{ s}$ ) (Tj = $60 \degree \text{C}$ )	Annual number of occurrence
5.6 mV or higher	30 pcs
10.0 mV or higher	17 pcs
24.0 mV or higher	7 pcs
50.0 mV or higher	3 pcs
72.0 mV or higher	2 pcs

- Note 1) The above data indicates the number of White Pixels occurrence when a CMOS image sensor is left for a year.
- Note 2) The annual number of White Pixels occurrence fluctuates depending on the CMOS image sensor storage environment (such as altitude, geomagnetic latitude and building structure), time (solar activity effects) and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an example of test data with experiments that have being conducted over a specific time period and in a specific environment.
- Note 3) This data does not guarantee the upper limits of the number of White Pixels occurrence.

Material\_No.03-0.0.10


# **Measurement Method for Spot Pixels**

After setting to standard imaging condition II, and the device driver should be set to meet bias and clock voltage conditions. Configure the drive circuit according to the example and measure.

#### 1. Black or white pixels at high light

After adKusting the luminous intensity so that the average value VG of the Gb / Gr signal outputs is 505 mV, measure the local dip point (black pixel at high light,  $V_{IB}$ ) and peak point (white pixel at high light,  $V_{IK}$ ) in the Gr / Gb / R / B signal output Vi (i = Gr / Gb / R / B), and substitute the value into the following formula.

Spot pixel level D = ((ViB or Vik) / Average value of Vi) x 100 [%]




Signal output waveform of R / G / B channel

#### 2. White pixels in the dark

Set the device to a dark setting and measure the local peak point of the signal output waveform, using the average value of the dark signal output as a reference.

## 3. Black pixels at signal saturated

Set the device to operate in saturation and measure the local dip point, using the OB output as a reference.



Signal output waveform of R/G/B channel

# **Spot Pixel Pattern Specification**

White Pixel, Black Pixel and Bright Pixel are Kudged from the pattern whether they are allowed or reKected, and counted.

List of White Pixel, Black Pixel and Bright Pixel Pattern

No.	Pattern R G B	It provides by color filter array described in the left.	White pixel Black pixel Bright pixel
1		Same color	Rejected
2		Same color	Rejected


- Note) 1." or shows the position of white pixel, black pixel and bright pixel.

  White pixel, black pixel and bright pixel are specified separately according the pattern.

  (Example: If a black pixel and a white pixel is in the pattern No.1 respectively, they are not Kudged to be reKected.)
  - 2. When one or more spot pixels indicated "ReKected" is selected and removed.
  - 3. Spot pixels other than described in the table above are all counted including the number of allowable spot pixels by zone.

For the latest data sheet, please visit www.sunnywale.com

## Marking



Note: Following characters enter into "Y", and "Z". (No Au coat) Y: In English upper case character, One character Z: Number, single number

DRAWING No. AM-B334LQR(2D)

## **Notes On Handling**

#### 1. Static charge prevention

Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- (2) Use a wrist strap when handling directly.
- (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling image sensors.
- (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

#### 2. Protection from dust and dirt

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass surfaces with the following operations as required before use.

- (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).
- (2) Do not touch the glass surface with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity, ionized air is recommended.)
- (3) Clean with a cotton swab with ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- (5) When a protective tape is applied before shipping, remove the tape applied for electrostatic protection just before use. Do not reuse the tape.

#### 3. Installing (attaching)


- (1) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (2) The adhesive may cause the marking on the rear surface to disappear.
- (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and generate dust.
- (4) Acrylate anaerobic adhesives are generally used to attach this product. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the product in place until the adhesive completely hardens. (Reference)
- (5) Note that the sensor may be damaged when using ultraviolet ray and infrared laser for mounting it.

#### 4. Recommended reflow soldering conditions

The following items should be observed for reflow soldering.

(1) Temperature profile for reflow soldering

Control item	Profile (at part side surface)
1. Preheating	150 to 180 °C 60 to 120 s
2. Temperature up (down)	+4 °C/s or less (- 6 °C/s or less)
3. Reflow temperature	Over 230 °C 10 to 30 s Max. 5 °C/s
4. Peak temperature	Max. 240 ± 5 °C



#### (2) Reflow conditions

- (a) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the package does not exceed 245 °C.
- (b) Perform the reflow soldering only one time.
- (c) Finish reflow soldering within 72 h after unsealing the degassed packing. Store the products under the condition of temperature of 30 °C or less and humidity of 70 % RH or less after unsealing the package.
- (d) Perform re-baking only one time under the condition at 125 °C for 24 h.

## (3) Others

- (a) Carry out evaluation for the solder joint reliability in your company.
- (b) After the reflow, the paste residue of protective tape may remain around the seal glass. (The paste residue of protective tape should be ignored except remarkable one.)
- (c) Note that X-ray inspection may damage characteristics of the sensor.


## 5. Others

- (1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will be discolored.
- (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or use in such conditions.
- (3) This product is precision optical parts, so care should be taken not to apply excessive mechanical shocks or force.
- (4) Note that imaging characteristics of the sensor may be affected when approaching strong electromagnetic wave or magnetic field during operation.
- (5) Note that image may be affected by the light leaked to optical black when using an infrared cut filter that has transparency in near infrared ray area during shooting subjects with high luminance.

Material\_No.14-0.0.6

# **Package Outline**

(Unit: mm)



# **List of Trademark Logos and Definition Statements**

# **STARVIS**

\* STARVIS is a trademark of Sony Corporation. The STARVIS is back-illuminated pixel technology used in CMOS image sensors for surveillance camera applications. It features a sensitivity of 2000 mV or more per 1 μm² (color product, when imaging with a 706 cd/m² light source, F5.6 in 1 s accumulation equivalent), and realizes high picture quality in the visible-light and near infrared light regions.

# **Revision History**

Date of change	Ver	Page	Contain of Change
2017/05/19	0.1	_	First Edition
		1	Update ; Gain setting range in CDS / PGA function  WDR → HDR name changed.
		11	Correction ; Pin description Pin No C9  I/O : Power → O  Description : Reference pin → TEST output pin
		16	Update ; Current consumption
		19	Correction ; I <sup>2</sup> C Specification VOL, VOH  Low level input voltage → Low level output voltage  High level input voltage → High level output voltage
		20	Correction ; I/O Equivalent Circuit Diagram TOUT symbol deleted
		21	Update ; Spectral sensitivity characteristics
		22	Update ; Image sensor characteristics
		24	Correction ; Sensitivity ratio, saturation signal and Video signal shading Gr and Gb signal outputs 650mV → 505mV
	0.2	25	Correction ; SLAVE address list SLAMODE1 → SLAMODE0
2017/10/30		31	Correction ; the immediate reflection registers XMSTA added
		40	Update ; Register address 30E8h, 30E9h setting range TBD → 72.0dB
		42	Correction ; Register address 3199h Horizontal/Vertical 2/2-line binning 1 $ o$ 3
			Correction ; SYS_MODE setting
		43	1h : 1728Mbps → 1h : 1188Mbps 3h : 891Mbps → 2h : 891Mbps
			Register address 31A1h XVS_DRV, XHS_DRV added
		45 to 53	Update ; Added the register which shoud be chaged the value from the default value after the reset
		58,61	Correction ; VALID_EXPAND register address 31DCh → 31DDh
		64	Correction ; Y_OUT_SIZE register added in window cropping mode
		68	Update ; Normal image output TBD → 8frames
			Correction ; Sequence from Standby Cancel to Stable Image Output figure Signal XCE → SCL
		69	Correction ; XVS_DRV and XHS_DRV added in list of register master mode
		71	Update ; Gain setting range TBD → 72.0dB
		83	Correction ; INCK 27MHz setting added

Date of change	Ver	Page	Contain of Change
		84	Correction ; Register Hold Setting figure Register setting timing 12H $ ightarrow$ 6H FS output timing 12H $ ightarrow$ 10H
		85	Correction ; Power-on sequence No3  XCE control description deleted.  T <sub>SYNC</sub> 20ms → 18ms
		88,89	Update ; Wait time added
2017/10/30	0.2	90	Correction ; Control signal XCE deleted. SDI, SCK → SDA,SCL VDDD2 1.8V → OVDD1.8V
		91	Update ; Spot pixel specifications
		93	Correction ; Black or white pixels at high light Gr and Gb signal outputs 650mV → 505mV Black pixels at signal saturated Vsat Min =913mV → 894mV
		97	Update ; Recommended reflow soldering conditions
	E17Y08	32	Added ; Register 3004h
		51	Update ; Register address 37B0h  XMASTER pin low setting added.
		58	Correction ; 4lane 1782Mbps / lane frame rate  30/25 frame/s → 60/50 frame/s
2017/12/04		62	Correction ; Vertical inverted register setting 30A4h, 30A5h 03h $ ightarrow$ 33h
		64,65	Added ; Inverted register setting in window cropping mode
		92	Update ; The annual number of white pixels occurrence updated.
		95	Update ; Marking figure
		98	Update ; Package outline
	E17Y08A84	2	Correction; Device structure total number of effective pixels  8.41Mpixels → 8.42Mpixels
2018/04/11		15	Correction ; VOH, VOL electrical characteristics $VOH \ min : OV_{DD} - 0.4 \ \rightarrow \ OV_{DD} - 0.2$ $VOL \ max : 0.4 \ \rightarrow \ 0.2$
		18	Correction ; XVS – XHS fall width 1 / $f_{INCK} \rightarrow 0$ ns Added ; XVS / XHS Tr and Tf
		32,33,42,43	Correction; 300Ch, 300Dh, 315Ah, 3168h, 316Ah, 319Eh register description
		56	Added ; Embedded data bit assign

Date of change	Ver	Page	Contain of Change
	58	Correction ; All-pixel scan mode 4lane 1782Mbps/lane HMAX setting 044Ch / 0528h → 0226h / 0294h	
2018/04/11	E17Y08A84	65	Added ; AREA3_ST_ADR_1 register setting way  Correction ; V <sub>TTL</sub> calculation formula  AREA3_WIDTH_1 ×2 + 48 → AREA3_WIDTH_1 + 48  1H period on Window cropping mode  "Number of INCK in 1H" → "1H period"
		66	Correction ; Example of Window cropping Mode Setting
		68	Correction ; Stable image output timing 8frame → 9frame

 $Sales: Shenzhen \ Sunnywale \ Inc, \ www.sunnywale.com \ , \ awin@sunnywale.com \ , \ We chat: 9308762$